An innovative tech company in San Francisco is seeking highly skilled Senior / Staff Digital Design Engineers to lead CMOS digital design projects and work on next-generation AI hardware. The ideal candidates will have substantial experience in high-performance ASIC design, programming in Verilog / SystemVerilog, and FPGA prototyping. The position offers a competitive salary of $194,000 – $270,000, along with comprehensive benefits including stock options and relocation support.
#J-18808-Ljbffr
Senior Design Engineer • San Francisco, CA, United States