A leading technology company is seeking a Senior Mixed-Signal / Analog / IO Circuit Design Engineer in Santa Clara, California. This role involves designing high-speed memory I / O interfaces and solving complex circuit design challenges using advanced CMOS processes. The ideal candidate will have over 8 years of experience in high-speed DRAM designs and an MS / PhD in Electrical Engineering. Join a dynamic team that celebrates creativity and intelligence in technology innovation.
#J-18808-Ljbffr
Senior • Santa Clara, CA, United States