- Search jobs
- Dallas, TX
- computer hardware engineer
Computer hardware engineer Jobs in Dallas, TX
- Promoted
Hardware Engineer
Technical-Link N. AmericaAustin, Texas Metropolitan Area, United States- Promoted
PROJECT ENGINEER - DOORS, FRAMES, HARDWARE
DPR ConstructionTX, United States- Promoted
Hardware Product Manager
Motion RecruitmentDallas, Texas, United StatesHardware Engineer - Skunk Works - Level 2
Lockheed MartinTexas- Promoted
VP of Hardware Engineering
Fruition ITAustin, Texas Metropolitan Area, United StatesComputer Scientist
SMADallas, TX, United States- Promoted
- New!
SENIOR MANAGER, HARDWARE DESIGN ENGINEERING
CelesticaTX, United StatesHardware Systems Applications Engineer II
AuroraDallas, Texas- Promoted
Product Manager - Hardware
ADT CareersIrving, TX, United StatesHardware Design Engineer
ActalentDallas, Texas, USAStaff DevOps Hardware Engineer
VIZIODallas, Texas, US- Promoted
Computer Numerical Control Machinist
Peyton Resource GroupIrving, TX, United StatesStarship Thermal Hardware Engineer
SpaceXStarbase, TXHardware Support Engineer, MSP CX-Support
Amazon.com Services LLCDallas, Texas, USAStaff Engineer – Hardware Engineering (Network Automation) REMOTE
GEICODallas, TX- Promoted
tutor - Computer Programming
BUKIDallas, TX, US- Promoted
Director of Hardware Engineering
MRINetwork JobsDallas, TX, USRETAIL COMPUTER TECHNICIAN
Micro ElectronicsDallas, TX, USHardware Engineer
Technical-Link N. AmericaAustin, Texas Metropolitan Area, United States- Full-time
About the Company - My team does memory circuit design / SRAM memory circuit design. We are looking for candidates with knowledge and skills in memory circuit design in advanced technology nodes (7nm or more advanced).
About the Role - Primary job responsibilities include close collaboration with tier-1 ASIC customers in North America to co-design embedded memory architectures and circuits in advanced nodes. Collaborate closely with product and architecture teams to define, design, and develop high performance customized semiconductor memories including SRAM, TCAM, CPU caches and Compute-In-Memory (CIM) macros with varied PPA requirements spanning across Cloud AI, Networking, Automotive and edge AI applications. Design dual rail custom memories from start to finish to meet customer PPA spec. Innovate, design, and incorporate special circuits and features to achieve best-in-class PPA for custom and compiler memories. Mentor, guide, and direct other designers, while being hands-on in digital circuit design, especially targeting memories. Highly organized and independent design engineer who can multi-task and closely collaborate with worldwide design and CAD teams.
Responsibilities
- Close collaboration with tier-1 ASIC customers in North America to co-design embedded memory architectures and circuits in advanced nodes
- Collaborate closely with product and architecture teams to define, design, and develop high performance customized semiconductor memories including SRAM, TCAM, CPU caches and Compute-In-Memory (CIM) macros with varied PPA requirements spanning across Cloud AI, Networking, Automotive and edge AI applications
- Design dual rail custom memories from start to finish to meet customer PPA spec
- Innovate, design, and incorporate special circuits and features to achieve best-in-class PPA for custom and compiler memories
- Mentor, guide, and direct other designers, while being hands-on in digital circuit design, especially targeting memories
- Highly organized and independent design engineer who can multi-task and closely collaborate with worldwide design and CAD teams
Qualifications - 12+ years of hands-on experience in design of embedded memories (SRAM, TCAM) for high performance processors or ASICs in advanced nodes (3nm / 5nm). Strong track record of offering innovative solutions (papers, patents), good understanding of technology roadmap and market for embedded memories. Strong understanding of Digital Circuit design techniques in FinFET technologies. Exposure to complete design cycle of SRAM memory and compiler development. Supervise layout engineers and review layout for optimality. Have the ability to come up with comprehensive design verification plans, silicon bring-up plans for high-performance embedded memories. Experience with LEC tools (ESPCV). Ability to review and coordinate layout activities. Silicon debug and bring up experience is required. Working knowledge of scripting in Perl / Python. Willingness to collaborate closely with cross functional teams across the globe.