- Search jobs
- Round Rock, TX
- graphic design
Graphic design Jobs in Round Rock, TX
Create a job alert for this search
Graphic design • round rock tx
Senior Graphic Designer
Mogi I / O : OTT / Podcast / Short Video Apps for youGeorgetown, TX, United StatesDesign Consultant
Smith and NobleRound Rock, TX, United StatesDesign Consultant
Havertys FurnitureCedar Park, TX, USATunnelling Design Engineer
WSBRound Rock, TX, USStaff Thermal Design Engineer
ZT SystemsGeorgetown, TXGraphic Design Assistant (Seasonal Internship)
Round Rock ExpressRound Rock, TX, United StatesDesign Analyst
PTR GlobalHutto, TX, United StatesIntern - Design Engineer
Southland IndustriesPflugerville, TXPrincipal, Experience Design
PayPalUSA, Texas, Austin, Corp, Alterra PkwyDirector of Design
Baylor Scott White HealthRound Rock, Texas, United States- Promoted
Graphic Design / Graphic Artist
TradeJobsWorkForce78750 Austin, TX, US- Promoted
Design Consultant
SPF Screens & AwningsCedar Park, TX, US- Promoted
Director of Design
Texas StaffingRound Rock, TX, USDirector of Design
Baylor Scott & White HealthRound Rock, TX, United States- Promoted
In Home Design and Sales
Closets By Design Austin / San AntonioGeorgetown, TX, US- Promoted
Director of Design
Baylor University Medical CenterRound Rock, TX, US- Promoted
Design Lead- Structural Engineer
Gessner Engineering LLCGeorgetown, TX, USDesign Project Manager
Southland Industries Inc.Pflugerville, TX, USDesign Consultant
spfCedar Park, TXThe average salary range is between $ 43,388 and $ 64,480 year , with the average salary hovering around $ 49,500 year .
- home builder (from $ 55,120 to $ 252,080 year)
- associate dentist (from $ 220,000 to $ 250,000 year)
- psychiatrist (from $ 48,000 to $ 241,240 year)
- senior web developer (from $ 105,000 to $ 234,900 year)
- architecture (from $ 106,216 to $ 226,575 year)
- dentist (from $ 75,000 to $ 225,000 year)
- engineering program manager (from $ 171,500 to $ 221,600 year)
- general contractor (from $ 33,638 to $ 217,000 year)
- data architect (from $ 108,500 to $ 210,000 year)
- database manager (from $ 92,500 to $ 205,775 year)
The average salary range is between $ 37,458 and $ 77,559 year , with the average salary hovering around $ 49,997 year .
Related searches
Senior Graphic Designer
Mogi I / O : OTT / Podcast / Short Video Apps for youGeorgetown, TX, United States- Full-time
Analog / Mixed‑Signal Layout Engineer
We are seeking an experienced Analog / Mixed‑Signal Layout Engineer to drive the physical layout of high‑performance ADC / DAC, SerDes, and mixed‑signal circuits in advanced technology nodes (2nm–16nm). This role requires deep technical expertise, strong collaboration with circuit design teams, and the ability to deliver high‑quality layouts that meet aggressive PPA and manufacturability goals.
Key Responsibilities
Lead the physical layout development for cutting‑edge ADC / DAC, SerDes, and analog / mixed‑signal circuits across advanced nodes (2nm–16nm).
Plan and execute layouts for high‑speed, low‑noise analog blocks with a focus on matching, symmetry, signal integrity, and optimal parasitic performance.
Work closely with circuit designers to meet challenging power, performance, and area (PPA) targets while ensuring DFM compliance.
Utilize Cadence Virtuoso and Synopsys verification tools for layout creation, verification, and integration.
Drive floorplanning, block partitioning, power grid design, guard ring placement, and substrate isolation strategies.
Collaborate with foundry and CAD teams to enhance flows for TSMC FinFET and Gate‑All‑Around (GAA) nodes.
Perform and close verification checks, including LVS, DRC, ERC, and parasitic extraction (PEX).
Support top‑level integration and tape‑out, ensuring complete, sign‑off‑ready layout data and GDS handoffs.
Mentor junior engineers and contribute to layout methodologies, productivity improvements, and automation initiatives.
Must Have Qualifications
10+ years in analog / mixed‑signal layout across advanced nodes (2nm–16nm; TSMC preferred).
Strong layout experience with high‑speed ADC / DAC and SerDes, including timing, matching, shielding, and EM.
Proficient with Cadence Virtuoso (Layout, XL, PVS, Quantus) and full schematic‑to‑layout flow.
Hands‑on experience with FinFET and / or GAA technologies.Solid knowledge of key analog layout structures (current mirrors, differential pairs, capacitors, resistors, guard rings, ESD).
Proven tape‑out experience, including sign‑off checks and documentation.
Strong analytical, communication, and problem‑solving skills.
Self‑driven and effective in fast‑paced start‑up environments.
Experience with Calibre tools and scripting (Python / Tcl).
Exposure to mixed‑signal SoC floorplanning and top‑level integration.
Understanding of SI, IR‑drop, and thermal optimization in high‑speed designs.
Job Details
Location : Austin, USA
Status : Active
Salary Range :
USD 180,000 – 200,000
Experience : 10–15 Years
#J-18808-Ljbffr