Talent.com
ASIC Design Verification Engineer
ASIC Design Verification EngineerCisco Systems, Inc. • San Jose, CA, United States
ASIC Design Verification Engineer

ASIC Design Verification Engineer

Cisco Systems, Inc. • San Jose, CA, United States
15 days ago
Job type
  • Full-time
Job description
The application window is expected to close on:

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

This role requires being onsite in San Jose, CA at least 4 days/week.

Meet the Team

Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and cafe, social interest groups, and philanthropy), with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide.

Your Impact

  • Set vision and strategy for ASIC verification methodology and execution across multiple programs and product lines.

  • Serve as technical authority and mentor for verification teams, fostering technical excellence and innovation.

  • Lead architecture and implementation of scalable, reusable verification infrastructure and methodologies.

  • Drive cross-functional initiatives to improve verification efficiency, quality, and coverage at scale.

  • Influence ASIC architecture and design to enable robust verification and high-quality silicon.

  • Serve as subject matter expert and advisor on industry trends, best practices, and new technologies.

  • Provide technical leadership in root cause analysis and resolution of complex issues during bring-up and post-silicon validation.

Minimum Qualifications

  • Bachelors degree + 5 years of ASIC experience, or Masters degree + 3 years of ASIC experience, or PhD + 0 years of related experience.

  • Experience in System Verilog and UVM methodology.

  • Hands-on experience building reusable and scalable test benches from scratch.

  • Experience with scripting using Perl and/or Python.

Preferred Qualifications

  • Experience with forwarding logic, parsers, or P4.

  • Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPS.

  • Knowledge of formal verification tools (e.g., IEV or VC Formal).

  • Domain knowledge in one or more protocols such as PCIe, CXL, Ethernet, RDMA, DDR, or TCP.

Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $152,500.00 to $219,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$152,500.00 - $252,000.00

Non-Metro New York state & Washington state:

$135,800.00 - $224,400.00

* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Create a job alert for this search

ASIC Design Verification Engineer • San Jose, CA, United States

Similar jobs

Sr. ASIC Design Verification Engineer, Amazon Leo

AmazonSunnyvale, CA, United States
Permanent

Amazon Leo is Amazon's low Earth orbit satellite network.Our mission is to deliver fast, reliable internet connectivity to customers beyond the reach of existing networks.From individual households...Show more

 • Promoted

Design Verification Engineer - ASIC/UVM/SystemVerilog

Advanced Micro Devices, Inc.Santa Clara, CA, United States
Full-time

WHAT YOU DO AT AMD CHANGES EVERYTHING.At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded syst...Show more

 • Promoted

PCIe ASIC Design Engineer

Cornelis NetworksSan Jose, CA, United States
Full-time

Cornelis Networks delivers the world's highest performance scale-out networking solutions for AI and HPC datacenters.Our differentiated architecture seamlessly integrates hardware, software and sys...Show more

 • Promoted

Senior Design Verification Engineer

Microsoft CorporationMountain View, CA, United States
Permanent

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" ...Show more

 • Promoted

Lead Digital Verification Engineer

Efficient Computer Service LLCSan Jose, CA, United States
Full-time

Efficient is developing the world's most energy-efficient general-purpose computer processor.Efficient's patented technology uses 100x less energy than state of the art commercially available ultra...Show more

 • Promoted

Design Verification Engineer

Tara Technical Solutions (TTS)San Jose, CA, United States
Full-time

Tara Technical Solutions (TTS) provided pay range.This range is provided by Tara Technical Solutions (TTS).Your actual pay will be based on your skills and experience — talk with your recruiter to ...Show more

 • Promoted

FPGA Design Verification Engineer

UST IncMountain View, CA, United States
Full-time +1

FPGA Design Verification Engineer.Born digital, UST transforms lives through the power of technology.We walk alongside our clients and partners, embedding innovation and agility into everything the...Show more

 • Promoted

Design Verification Engineer

Quest GlobalSan Jose, CA, United States
Full-time

Quest Global delivers world‑class end‑to‑end engineering solutions by leveraging deep industry knowledge and digital expertise.The company solves complex challenges across aerospace & defense, auto...Show more

 • Promoted

Senior ASIC RTL Design Engineer for AI Accelerators

TeslaPalo Alto, CA, United States
Full-time

A leading automotive and energy company is seeking a Senior ASIC RTL Design Engineer with a focus on AI hardware in Palo Alto, CA.The ideal candidate will have 5+ years of experience and expertise ...Show more

 • Promoted

ASIC Design Verification Engineer

Broadcom CorporationSan Jose, CA, United States
Full-time

If you are a first time user, please create your candidate login account before you apply for a job.If you already have a Candidate Account, please Sign-In before you apply.We are looking for highl...Show more

 • Promoted

Design Verification Engineer

DBSI Services, Inc.Milpitas, CA, United States
Full-time

Job Title: Design Verification Engineer.Job Location: Milpitas, CA(Onsite).We are seeking a Design Verification Engineer.The role is technical, hands-on, in charge of the verification environment f...Show more

 • Promoted

ASIC/RTL Design Engineer - Senior (US)

Managed StaffingSanta Clara, CA, United States
Full-time

Experience in Designing RTL block for an SOC.Must have proven track record of ASIC design on several production tape-outs.Experience with Lint, CDC, RDC.Write micro-architecture documentation and o...Show more

 • Promoted

Principal CPU Design Verification Engineer

Ventana Micro SystemsCupertino, CA, United States
Full-time

Principal CPU Design Verification Engineer.Principal CPU Design Verification Engineer.Principal CPU Design Verification Engineer.Be among the first 25 applicants.Principal CPU Design Verification E...Show more

 • Promoted

Senior ASIC Verification Engineer - GPU

NVIDIASanta Clara, CA, United States
Full-time

NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the world’s leading GPUs.In this role, you will be doing unit level verification of the process scheduling and system interface...Show more

 • Promoted

ASIC RTL/SoC Design Engineer

NR ConsultingFremont, CA, United States
Full-time

Job Title: RTL Design Engineer.Lead RTL design, simulation, and verification efforts for ASIC/SoC products, ensuring robust and efficient designs.Integrate and validate IP blocks within the larger ...Show more

 • Promoted

Sr Design Verification Engineer - RISC-V

Manpower Group Inc.Mountain View, CA, United States
Temporary

Design Verification Engineer - Senior Level (15+ years).Duration: 10-12+ Months Contract.Locations: Remote (California, oregon, Washington).Pay Range: $80-$85/hr on W2, 40 Hrs.The top 6 are must sk...Show more

 • Promoted

ASIC/SOC Silicon Verification Engineer

MatXMountain View, CA, United States
Full-time

MatX's mission is to make the world's best AI models run as efficiently as allowed by physics, bringing the world years ahead in AI quality and availability.MatX is seeking silicon verification eng...Show more

 • Promoted

Principal ASIC Design Engineer

CredoSan Jose, CA, United States
Full-time

Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we del...Show more