Talent.com
Physical Design Engineer
Physical Design EngineerWaymo • Mountain View, CA, United States
No longer accepting applications
Physical Design Engineer

Physical Design Engineer

Waymo • Mountain View, CA, United States
30+ days ago
Job type
  • Full-time
Job description

Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver-The World's Most Experienced Driver-to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo's fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states.

Waymo's Compute Team is tasked with a critical and exciting mission : We deliver the compute platform responsible for running the fully autonomous vehicle's software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world's highest performance automotive compute platforms.

In this hybrid role, you will report to an ASIC Design Manager.

You will :

  • Participate in the Physical Design of advanced silicon for our self-driving cars.
  • Contribute to the design and closure of the full chip and individual blocks from RTL-to-GDS.
  • Collaborate with internal logic and internal and external PD teams to achieve the best PPA possible. This includes conducting feasibility studies for new microarchitectures as well as optimizing runs for finished RTL.

You have :

  • 6+ years of experience on PD design tasks in advanced silicon nodes with a minimum of 3 tapeouts
  • Expertise in defining and developing the signoff methodology across multiple domains, including power integrity (EM / IR), and physical verification (DRC / LVS).
  • Expertise in Static Timing Analysis (STA), with a deep understanding of how to define timing corners, margins and derates by accounting for silicon-level phenomena like OCV and transistor aging. Proficient in timing constraints with a demonstrated ability to generate, maintain, and verify SDC files
  • Experience with multi-power-domain sub-system and chip-top level assembly / closure. Familiar with UPF based PD flow and methodology.
  • Ability to automate EDA tasks through scripting. Competency with TCL and Python
  • Excellent verbal and written communication skills and demonstrated capability to work under tight schedule
  • We prefer :

  • Experience with owning complex, high frequency blocks from RTL-to-GDS with an understanding of floorplanning, synthesis, place and route (including CTS), timing closure, and sign off
  • Experience with CAD flow development.
  • Experience working with external partners on PD closure
  • Understanding of DFT including Scan, MBIST and LBIST.
  • Deep understanding of performance, power and area (PPA) tradeoffs
  • Strong experience with back end flows (LEC, PI / SI, DRC / LVS, etc)c).
  • The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process.

    Waymo employees are also eligible to participate in Waymo's discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements.

    Salary Range $204,000—$259,000 USD

    Create a job alert for this search

    Design Engineer • Mountain View, CA, United States

    Related jobs
    CPU Physical Design Engineer (Austin)

    CPU Physical Design Engineer (Austin)

    Qualcomm • Santa Clara, CA, United States
    Full-time
    Engineering Group, Engineering Group > .As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation t...Show more
    Last updated: 30+ days ago • Promoted
    Senior FPGA Design Engineer - Powering Autonomous Vehicles

    Senior FPGA Design Engineer - Powering Autonomous Vehicles

    WIT Recruiting • San Francisco, CA, United States
    Permanent
    We are looking for a highly motivated FPGA Design Engineer to contribute to the development of advanced digital systems.In this role, you will own the design and verification of FPGA-based solution...Show more
    Last updated: 21 days ago • Promoted
    Senior FPGA Design Engineer

    Senior FPGA Design Engineer

    Tarana Wireless • San Francisco, CA, United States
    Full-time
    Tarana is seeking exceptional FPGA engineers to join the FPGA Design Team.You will contribute to the development and testing of advanced FPGAs powering our next-gen wireless base stations and ASIC ...Show more
    Last updated: 30+ days ago • Promoted
    Sr Staff Physical Design Engineer

    Sr Staff Physical Design Engineer

    Renesas Electronics Corporation • San Francisco, CA, United States
    Full-time
    Physical layout design including Synthesis, Place & Route, Physical verification, Static Timing Check, Power Verification, AC implementation,. Design and develop the overall architecture of the plat...Show more
    Last updated: 25 days ago • Promoted
    ASIC Physical Design Engineer

    ASIC Physical Design Engineer

    Efficient Computer • San Francisco, CA, United States
    Full-time
    Efficient is hiring a senior ASIC Physical Design Engineer with experience in backend implementation from Netlist to GDSII. We seek individuals to leverage low‑power techniques and design-technology...Show more
    Last updated: 30+ days ago • Promoted
    SoC Physical Design Engineer, PnR at Apple Inc. Sunnyvale, CA

    SoC Physical Design Engineer, PnR at Apple Inc. Sunnyvale, CA

    Itlearn360 • Sunnyvale, CA, United States
    Full-time
    SoC Physical Design Engineer, PnR job at Apple Inc.Imagine what you could do here! At Apple, new ideas quickly become extraordinary products, services, and customer experiences.Bring passion and de...Show more
    Last updated: 30+ days ago • Promoted
    Senior CPU Physical Design Engineer, Silicon

    Senior CPU Physical Design Engineer, Silicon

    Google Inc. • Mountain View, CA, United States
    Full-time
    Senior CPU Physical Design Engineer, Silicon.Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products.You'll contr...Show more
    Last updated: 18 days ago • Promoted
    Physical Design Engineer at Apple Cupertino, CA

    Physical Design Engineer at Apple Cupertino, CA

    Itlearn360 • Cupertino, CA, United States
    Full-time
    Physical Design Engineer Job at Apple, Cupertino, CA.Cupertino, California, United States.Posted : Jun 27, 2025 | Weekly Hours : 40 | Role Number : 200609435. Apple is a place where extraordinary peopl...Show more
    Last updated: 30+ days ago • Promoted
    CPU Physical Design Engineer at Apple Santa Clara, CA

    CPU Physical Design Engineer at Apple Santa Clara, CA

    Itlearn360 • Santa Clara, CA, United States
    Full-time
    CPU Physical Design Engineer Job at Apple, Santa Clara, CA.CPU Physical Design Engineer • •Santa Clara, California, United States • • • •Hardware • • • •Summary • •Posted : • •Jun 25, 2025 • •Role Number : • •200573...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer, Machine Learning

    Physical Design Engineer, Machine Learning

    Apple Inc. • Sunnyvale, CA, United States
    Full-time
    Physical Design Engineer, Machine Learning.At Apple, we believe our products begin with our people.By hiring a diverse team, we drive creative thought. By giving that team everything they need, we d...Show more
    Last updated: 30+ days ago • Promoted
    Senior Mechanical Engineer / Product Design Engineer

    Senior Mechanical Engineer / Product Design Engineer

    Eight Sleep • San Francisco, CA, United States
    Full-time
    As someone who played college basketball, it reminds me of being on a high-performing team - everyone brings their best, pushes each other, and works toward a shared goal.It’s such a buzz to gather...Show more
    Last updated: 30+ days ago • Promoted
    PHYSICAL DESIGN ENGINEER

    PHYSICAL DESIGN ENGINEER

    Hudson Manpower • Milpitas, CA, US
    Full-time
    Pre-layout STA for feasibility and timing constraint validation.Chip / block-level floorplanning and pin assignment.Clock spec review and clock tree synthesis. Placement, routing, and timing optimizat...Show more
    Last updated: 1 day ago
    Senior FPGA Design Engineer

    Senior FPGA Design Engineer

    Ouster • San Francisco, CA, United States
    Full-time
    At Ouster, we build sensors and tools for engineers, roboticists, and researchers, so they can make the world safer and more efficient. We've transformed LIDAR from an analog device with thousands o...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    Apple Inc. • Cupertino, CA, United States
    Full-time
    Cupertino, California, United States Hardware.At Apple we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you lik...Show more
    Last updated: 30+ days ago • Promoted
    Custom ASIC Physical Design Engineer

    Custom ASIC Physical Design Engineer

    Block • San Francisco, CA, United States
    Full-time
    Proto is accelerating the world's transition to an open economy with products that increase access and independence for everyone. We're building Bitkey, a simple and safe self-custody bitcoin wallet...Show more
    Last updated: 30+ days ago • Promoted
    Hardware Design Engineer 5

    Hardware Design Engineer 5

    Experis • Mountain View, CA, United States
    Temporary
    Our client, a leader in the technology sector, is seeking a Hardware Design Engineer 5 to join their team.As a Hardware Design Engineer 5, you will be part of the engineering department supporting ...Show more
    Last updated: 16 days ago • Promoted
    Senior FPGA Design Engineer

    Senior FPGA Design Engineer

    Jobot • San Jose, CA, US
    Full-time
    Fast growth, bonus, benefits, and working with the latest in AI security semiconductors.This Jobot Job is hosted by : Tyler May. Are you a fit? Easy Apply now by clicking the "Apply Now" button and s...Show more
    Last updated: 30+ days ago • Promoted
    CPU Physical Design Engineer (Austin)

    CPU Physical Design Engineer (Austin)

    Nutanix • Santa Clara, CA, United States
    Full-time
    Engineering Group, Engineering Group > .As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation t...Show more
    Last updated: 30+ days ago • Promoted