Senior Front‑End ASIC Design Engineer (Equity)

A leading technology firm in San Jose is seeking a Senior Digital Design Engineer to lead ASIC design efforts. The role requires collaboration with multiple teams to ensure successful outcomes in high-performance digital solutions. Candidates should have a BS / MS in Electrical Engineering and 5-10 years of relevant experience, particularly in digital ASIC design and RTL verification. This position offers competitive compensation, including a salary range of $140,000 - $170,000, alongside various benefits.

#J-18808-Ljbffr