Talent.com
Design Verification Engineer

Design Verification Engineer

NextgentechincSan Jose, CA, United States
3 days ago
Job type
  • Full-time
  • Permanent
Job description

Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA :

Job Title : Design Verification Engineer

Job Duration : 40 Hours / Week, Permanent position, Full time

J ob Duties : Collaborate with design and development teams to understand product requirements and specifications. Create a comprehensive verification plan detailing the strategies, methodologies, and tools for verifying the design. Develop standards and guidelines to ensure design quality and performance. Drive design verification to closure based on defined verification metrics, including the test plan, functional coverage, and code coverage. Define, maintain, and execute unit-level and / or cluster-level verification test plans. Design and implement test benches with test cases, stimulus, and monitors to verify the design's behavior and functionality. Work closely with architects to communicate verification progress, issues, and potential improvements. Create and write test cases to validate the design's features, functions, and robustness. Develop and drive continuous design verification improvements using the latest verification methodologies, tools, and industry technologies to detect bugs, glitches, or deviations. Review the architecture and micro-architecture specifications. Maintain efficient and clean regression status and drive functional and code coverage to closure. Generate and run test cases on logic simulation models. Code functional coverage models and System Verilog assertions. Prepare comprehensive reports and documentation detailing the verification process, results, and any issues identified.

Job Requirements : Required Master’s or foreign equivalent in Computer Science, Computer Information Systems, Management Information Systems, Engineering (Any), or any related field + 1 year of experience in the job offered, Software Engineer, Project Engineer, Design Engineer or related. Travel may be required to various unanticipated client sites throughout the US. The frequency of travel will be 10-15%.

Salary Range : $156,853.00 / Year to $160,000.00 / Year

Location of Work : Nextgen Technologies Inc.

1735 North 1st Street, Suite #102

San Jose, CA 95112

To contact or to apply please send resumes to HR, Nextgen Technologies Inc., 1735 North 1

st

Street, Suite #102, San Jose, CA 95112 or email : resumes@nextgentechinc.com.

#J-18808-Ljbffr

Create a job alert for this search

Design Verification Engineer • San Jose, CA, United States

Related jobs
  • Promoted
Verification and Validation Engineer / Senior V&V Engineer

Verification and Validation Engineer / Senior V&V Engineer

Bayside SolutionsSanta Clara, CA, US
Full-time +1
Verification and Validation Engineer / Senior V&V Engineer.Conduct design verification and validation testing for product development activities. Support all technical aspects of the product and i...Show moreLast updated: 8 days ago
Sr. Staff Design Verification Engineer

Sr. Staff Design Verification Engineer

Synaptics Inc.San Jose, CA, US
Full-time
Synaptics is leading the charge in AI at the Edge, bringing AI closer to end users and transforming how we engage with intelligent connected devices, whether at home, at work, or on the move.As the...Show moreLast updated: 15 days ago
Sr. RTL Verification Engineer

Sr. RTL Verification Engineer

TalencoreRedwood City, CA, us
Full-time +1
Quick Apply
RTL Verification Engineer .Redwood City who is inspired to bring the power of generative AI to enhance and speed the design and manufacture of complex semiconductors.Collaborate with experts i...Show moreLast updated: 9 days ago
  • Promoted
Design Verification Engineer

Design Verification Engineer

Mythic, Inc.Palo Alto, CA, United States
Full-time
We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to l...Show moreLast updated: 4 days ago
  • Promoted
Lead Design Verification Engineer

Lead Design Verification Engineer

Alphawave IP IncSan Jose, CA, United States
Full-time
Lead Design Verification Engineer page is loaded## Lead Design Verification Engineerlocations : San Josetime type : Full timeposted on : Posted Yesterdayjob requisition id : JR101044 • •The Oppor...Show moreLast updated: 24 days ago
  • Promoted
GPU Design Verification Engineer

GPU Design Verification Engineer

Samsung Electronics PerúSan Jose, CA, United States
Full-time
Position Summary • •Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all.At Samsung A...Show moreLast updated: 24 days ago
  • Promoted
Design Engineer

Design Engineer

ACCO Engineered SystemsPleasanton, CA, United States
Full-time
This position is responsible for the delivery of engineering services, from conceptual design through construction completion of HVAC, Plumbing, and other contract services offered by ACCO Engineer...Show moreLast updated: 30+ days ago
Senior ASIC Design Verification Engineer

Senior ASIC Design Verification Engineer

PersimmonsSan Jose, CA, US
Full-time
Quick Apply
Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...Show moreLast updated: 30+ days ago
DDr5 verification design ENG - Santa Clara, CA - AMDJP00004484

DDr5 verification design ENG - Santa Clara, CA - AMDJP00004484

QED NationalUSA, California, Santa Clara
Full-time
Role : ASIC / RTL Design Engineer.We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to dri...Show moreLast updated: 23 days ago
  • Promoted
Staff Digital Verification Engineer

Staff Digital Verification Engineer

PsiQuantumPalo Alto, CA, United States
Full-time
Quantum computing holds the promise of humanity's mastery over the natural world, but only if we can build a.PsiQuantum is on a mission to build the first real, useful quantum computers, capable of...Show moreLast updated: 3 days ago
  • Promoted
Staff Design Verification Engineer (Memory Controller)

Staff Design Verification Engineer (Memory Controller)

Samsung Electronics PerúSan Jose, CA, United States
Full-time
Position Summary • •Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all.At Samsung A...Show moreLast updated: 24 days ago
  • Promoted
Verification Validation Engineer, Medical Device

Verification Validation Engineer, Medical Device

SciProHayward, CA, US
Full-time
This is not a software role • • •.The focus will be mechanical / medical device testing and V&V protocols through simulated use studies in partnership with surgeons. Design Verification & Valid...Show moreLast updated: 8 days ago
  • Promoted
ASIC Design Verification Engineer (all levels)

ASIC Design Verification Engineer (all levels)

SQL Pager LLCSan Francisco, CA, United States
Full-time
ASIC Design Verification Engineer.Our client is building the first latency optimized SoC for their industry.Using its proven AI accelerator designs, we are targeting best in class latency with orde...Show moreLast updated: 30+ days ago
  • Promoted
Lead Engineer, Systems Verification & Validation - Autonomy

Lead Engineer, Systems Verification & Validation - Autonomy

Serve RoboticsRedwood City, CA, United States
Full-time
At Serve Robotics, we’re reimagining how things move in cities.Our personable sidewalk robot is our vision for the future. It’s designed to take deliveries away from congested streets, make deliveri...Show moreLast updated: 6 days ago
  • Promoted
Verification and Validation Engineer / Senior V&V Engineer (San Mateo County)

Verification and Validation Engineer / Senior V&V Engineer (San Mateo County)

Bayside SolutionsSan Mateo County, CA, US
Full-time +2
Verification and Validation Engineer / Senior V&V Engineer.Conduct design verification and validation testing for product development activities. Support all technical aspects of the product and instr...Show moreLast updated: 5 days ago
Performance Modeling / Verification Engineer - Intermediate (San Jose or Remote) - AMDJP00004553

Performance Modeling / Verification Engineer - Intermediate (San Jose or Remote) - AMDJP00004553

QED NationalUSA, California, Santa Clara
Remote
Full-time
Position Title : SystemC Modeling & Verification Engineer.Seneca Resources is seeking a highly skilled and detail-oriented SystemC Modeling & Verification Engineer to join a cutting-edge team develo...Show moreLast updated: 22 days ago
  • Promoted
Staff ASIC Design Verification Engineer, Platforms and Devices

Staff ASIC Design Verification Engineer, Platforms and Devices

Google Inc.Mountain View, CA, United States
Full-time
Staff ASIC Design Verification Engineer, Platforms and Devices.Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical exper...Show moreLast updated: 3 days ago
  • Promoted
Principal Design Verification Architect

Principal Design Verification Architect

Samsung Electronics PerúSan Jose, CA, United States
Full-time
Position Summary • •Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all.At Samsung A...Show moreLast updated: 24 days ago