Base pay range
$125,000.00 / yr - $234,000.00 / yr
Job Description
Change the world. Love your job. We enable next generation of Audio‑Video in cars whether it is to enable self‑driving in an ADAS system or rear‑seat entertainment in an IVI system. You will be part of the team enabling high‑end experience in the future generation of cars.
Responsibilities
In this position, you will be working on the physical design of high‑speed mixed‑signal SerDes circuits using state‑of‑the‑art process technology. You will handle multi‑million gate design with complex clock‑trees and high‑speed interfaces to Analog. Your responsibilities will include synthesis, floorplan, placement, clock‑tree synthesis and debug, routing, timing closure, power analysis, IR‑drop, EM‑checks, and physical verification such as DRC, LVS, and antenna checks. You will be responsible for tapeout in Digital‑on‑top flows or delivery of timing‑clean sub‑chip for top‑level integration in Analog‑on‑top flows, ensuring the device meets spec with regards to Power, Performance, and Area. You will develop solutions to complex problems through assessment of various techniques and approaches, plan and organize work to ensure timely completion of many independent tasks.
Minimum Qualifications
Preferred Qualifications
Benefits
We offer competitive pay and benefits designed to help you and your family live your best life. Your well‑being is important to us.
About Texas Instruments
Texas Instruments Incorporated (Nasdaq : TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, personal electronics, communications equipment and enterprise systems. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors.
Equal Opportunity Employment
Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, disability, genetic information, national origin, gender, gender identity and expression, age, sexual orientation, marital status, veteran status or any other characteristic protected by federal, state or local laws.
#J-18808-Ljbffr
Design Engineer • Santa Clara, CA, United States