About Analog Devices
Analog Devices, Inc. (NASDAQ: ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at and on and.
Summary
In this position, you will join a team of expert analog/mixed-signal/digital designers and play a technical role as a digital design engineer for low power, high-speed SerDes IPs. You will be involved in the design, verification, and implementation of block and top level designs for high speed SerDes. These designs include interfaces to MIPI D-PHY and C-PHY transmitters and receivers, I2C, UART, SPI, RGMII, etc.
Key Qualifications
- Master’s degree with 7+ years of experience or Ph.D. with 4+ years of experience is typical
- Design and verification experience with complex digital designs using Verilog/SystemVerilog
- Verification of mixed signal systems, including behavioral modeling and gate-level simulations
- Experience architecting and planning designs at the system level, taking conceptual product definitions and translating to design implementations
- Knowledge of advanced mixed-signal SerDes transceiver architectures is a plus
- Excellent knowledge in communication theory
- Working knowledge of digital and analog circuit design trade-offs
- Familiarity with lab measurements and silicon debug
- Experience with timing analysis, power consumption, physical design and DFT concepts
Job Description
- Architect and design digital sections of complex mixed signal ICs, which include high-speed serial interfaces and solutions for routing video data
- Write block specifications and track execution at circuit-design level
- Use Verilog/SystemVerilog to design digital blocks, subsystems, and top-level designs
- Develop block level testbenches and verify block functionality. Work with verification team for full verification and coverage closure.
- Perform block and top level Linting, CDC, power analysis. Assist with synthesis constraints and timing closure.
- Communicate effectively with circuit-designers and verification engineers to incorporate circuit nonidealities in system models
- Work across the digital/analog boundary, including support of mixed-signal simulations and real number modeling
- Work with technical leads and across multiple disciplines, including design, verification, test, product definition
Minimum Qualifications
Masters of Science plus 7 years of relevant experience or Ph.D. plus 4 years of relevant experience.
#LI-PG1
Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/DaysThe expected wage range for a new hire into this position is $151,656 to $227,484.
Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors.
This position qualifies for a discretionary performance-based bonus which is based on personal and company factors.
This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time, and other benefits.