Senior Engineer Design Verification SOC Bangalore, India

InnoPhase Inc., DBA GreenWave Radios, is at the forefront of innovation in Open RAN digital radios. Our cutting-edge solutions, powered by the Hermes64 RF SoC, are designed to enhance network energy efficiency while dramatically reducing operational expenses, with purpose-built silicon that is the heart of ORAN-based active antenna arrays.

Headquartered in San Diego, California, GreenWave Radios has established itself as a pioneer in delivering power-efficient digital-to-RF solutions. The company is supported by a talented team of over 100 engineers spread across four global R&D facilities. With an extensive portfolio of more than 120 global patents, GreenWave Radios continues to push the boundaries of radio technology and innovation.

InnoPhase Inc., DBA GreenWave Radios and Synergic Emergence have a co-employment relationship. For over three years, GreenWave Radios has partnered with Synergic Emergence, a professional employment organization provider, to offer our employees the best benefits and services. This arrangement means that Synergic Emergence provides employee pay checks and benefits, and GreenWave Radios will provide employment, evaluation, and advancement. By outsourcing some HR functions, GreenWave Radios can focus on what we do best – developing and implementing highly innovative SOC cellular radio integrated circuit products.

Job Description

InnoPhase Inc., DBA GreenWave Radios Bangalore is looking for a Senior Engineer - Design Verification to join our fast-paced and motivated team to drive excellence in our 5G products. This role is an excellent opportunity for someone that enjoys driving the critical path and making a significant impact in launching products into the market and winning!

Key Responsibilities

• You will be working within DV team on verifying HW wireless DSP blocks using internal developed reference MATLAB / Python Model.
• Develop UVM testbench environment and execute verification cases to verify RTL design in bit true and cycle accurate.
• Construct SoC level testbench re-using verification components developed at the IP / Subsystem level. Test bench architecture for random / directed testing, stimulus generation, and integration of custom and off the shelf VIP / UVCs.
• Develop and execute verification plans based on design specifications and collaboration with architects and designers.
• Construct HW / SW Co-Verification environment - test-benches, use-cases, APIs, sequences. Execute and Debug use-cases.
• Be part of a dynamic and functionally diverse team with opportunities for gaining exposure to modelling (TLM), HW emulation / acceleration, and SW driven verification.
• Debug test cases and report verification result to achieve expected code / functional coverage metrics. Utilize constrained random verification, functional coverage, code coverage and assertions to achieve goals.
• Assist in emulation, FPGA, prototyping efforts.
• Implement and maintain automated verification flows in languages such as Python, Perl / Shell scripts.

Job Requirements

Competitive salary and stock options.

Learning and development opportunities.

Earned, Casual, Sick & parental leaves.

Apply for this job

First Name

Last Name

Email

Phone

Resume / CV

LinkedIn Profile

Website

Do you have the minimum years of experience for this job?

Are you legally authorized to work in Bangalore, India?

Are you willing to relocate if currently not based locally?

How many years of experience do you have relevant to this job?

J-18808-Ljbffr