Talent.com
Ethernet ASIC Design Engineer

Ethernet ASIC Design Engineer

Cornelis Networks, Inc.San Jose, CA, United States
2 days ago
Job type
  • Full-time
Job description

Overview

Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters. Our differentiated architecture seamlessly integrates hardware, software and system level technologies to maximize the efficiency of GPU, CPU and accelerator-based compute clusters at any scale. Our solutions drive breakthroughs in AI & HPC workloads, empowering our customers to push the boundaries of innovation. Backed by top-tier venture capital and strategic investors, we are committed to innovation, performance and scalability - solving the world’s most demanding computational challenges with our next-generation networking solutions.

We are a fast-growing, forward-thinking team of architects, engineers, and business professionals with a proven track record of building successful products and companies. As a global organization, our team spans multiple U.S. states and six countries, and we continue to expand with exceptional talent in onsite, hybrid, and fully remote roles.

Responsibilities

  • Design and implement advanced Ethernet protocols for next-generation Ethernet switch ASICs, focusing on RTL development.
  • Develop microarchitecture specifications for Ethernet protocol blocks.
  • Implement Ethernet protocols such as Priority Flow Control, TCP, UDP, RoCEv2, VLAN, ECMP, DCQCN, ECN, and Security in Transmit and Receive pipelines using Verilog / System Verilog.
  • Collaborate with verification engineers to create block- and system-level test plans to ensure comprehensive design coverage.
  • Define timing constraints for RTL blocks and work with Physical Design engineers to optimize timing closure.
  • Support post-silicon validation, collaborating with hardware, firmware, and software teams to debug and resolve ASIC issues.
  • Contribute to performance optimization and power-aware design strategies for Ethernet subsystems.

Minimum Qualifications

  • B.S. or M.S. degree in Computer Engineering, Electrical Engineering, or related field.
  • 10+ years of industry experience in digital design with proficiency in Verilog and System Verilog.
  • Experience in RTL design for Ethernet protocols relevant to adapters and switches.
  • Familiarity with timing closure and modern physical design methodologies.
  • Proven ability in system-level debug and root cause analysis of technical issues.
  • Strong verbal and written communication skills.
  • Preferred Qualifications

  • Deep knowledge of Ethernet architecture and networking protocols (L2 / L3 / L4 layers).
  • Prior experience with Ethernet MAC integration and development of L2 / L3 / L4 protocols for ASICs, including system debug.
  • Expertise in multiple clock domain designs and asynchronous interfaces.
  • 10+ years of experience with scripting languages such as TCL, Python, or Perl.
  • Familiarity with EDA tools like Design Compiler, Spyglass, or PrimeTime.
  • Location

    This is a remote position for employees residing within the United States.

    Compensation and Benefits

    We offer a competitive compensation package that includes equity, cash, and incentives, along with health and retirement benefits. Our dynamic, flexible work environment provides the opportunity to collaborate with some of the most influential names in the semiconductor industry.

    At Cornelis Networks your base salary is only one component of your comprehensive total rewards package. Your base pay will be determined by factors such as your skills, qualifications, experience, and location relative to the hiring range for the position. Depending on your role, you may also be eligible for performance-based incentives, including an annual bonus or sales incentives.

    In addition to your base pay, you’ll have access to a broad range of benefits, including medical, dental, and vision coverage, as well as disability and life insurance, a dependent care flexible spending account, accidental injury insurance, and pet insurance. We also offer generous paid holidays, 401(k) with company match, and Open Time Off (OTO) for regular full-time exempt employees. Other paid time off benefits include sick time, bonding leave, and pregnancy disability leave.

    Equal Opportunity

    Cornelis Networks does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. Cornelis Networks is an equal opportunity employer, and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity or expression, pregnancy, age, national origin, disability status, genetic information, protected veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

    #J-18808-Ljbffr

    Create a job alert for this search

    Asic Design Engineer • San Jose, CA, United States

    Related jobs
    • Promoted
    Front-End ASIC Design Engineer

    Front-End ASIC Design Engineer

    P. Chappel Associates, Inc.San Jose, CA, US
    Full-time
    Front-End ASIC Design Engineer.SoC projects from concept through silicon bring-up.You'll be responsible for RTL design, integration, verification support, and more, ensuring performance, power, are...Show moreLast updated: 30+ days ago
    • Promoted
    ASIC / RTL Design Engineer - Senior (US)

    ASIC / RTL Design Engineer - Senior (US)

    Tech Providers Inc.Santa Clara, CA, US
    Full-time
    Lead and participate in the design and development of complex System-on-Chip (SoC) components, from chip definition and architecture to logic implementation. Convert micro-architectural specificatio...Show moreLast updated: 21 days ago
    • Promoted
    • New!
    Lead Emulation Design Architect – High-Speed IP & AVIP

    Lead Emulation Design Architect – High-Speed IP & AVIP

    Cadence Design SystemsSan Jose, CA, United States
    Full-time
    A leading technology company is seeking a Senior Principal Emulation Design Engineer in San Jose.This role focuses on developing verification environments and requires strong experience with system...Show moreLast updated: 12 hours ago
    • Promoted
    ASIC / VLSI Design Engineer Chip Design • Full-time

    ASIC / VLSI Design Engineer Chip Design • Full-time

    Retym Israel LtdCupertino, CA, United States
    Full-time
    ASIC / VLSI Design EngineerAustin, Texas • Full-time#### About The PositionWe are looking for talented and experienced VLSI Design Engineers / Micro-architects. As an VLSI Digital Design Engineer / Micro-...Show moreLast updated: 3 days ago
    • Promoted
    Lead ASIC Design Engineer

    Lead ASIC Design Engineer

    www.rekruiter.inSanta Clara, CA, United States
    Full-time
    We are currently on a hunt for a.Work with customer, vendors and internal teams.Support customer’s design through all phases of ASIC execution. Ensure designs meets product performance requirements ...Show moreLast updated: 2 days ago
    • Promoted
    Senior ASIC Digital Design Engineer

    Senior ASIC Digital Design Engineer

    LumicitySan Jose, CA, United States
    Full-time
    Direct message the job poster from Lumicity.Team Leader at Lumicity - Part of the G2V Group.Located on-site in San Jose, CA. This is an exciting opportunity to work on high-speed digital integrated ...Show moreLast updated: 2 days ago
    • Promoted
    Senior Design Engineer, ASIC

    Senior Design Engineer, ASIC

    WaymoMountain View, CA, United States
    Full-time
    Waymo is an autonomous driving technology company with the mission to be the most trusted driver.Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Wa...Show moreLast updated: 30+ days ago
    • Promoted
    ASIC Design Engineer

    ASIC Design Engineer

    Apple Inc.Santa Clara, CA, United States
    Full-time
    Santa Clara, California, United States Hardware.The ideal candidate will have experience in ASIC design with : - Architecture research and / or development of memory or highly interconnected system arc...Show moreLast updated: 30+ days ago
    • Promoted
    ASIC Design Engineer

    ASIC Design Engineer

    Advanced Micro Devices, Inc.San Jose, CA, United States
    Full-time
    We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world.Our mission is to build great products that accelerate next-generation computing e...Show moreLast updated: 5 days ago
    • Promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    SQL Pager LLCSunnyvale, CA, United States
    Full-time
    To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture.Participating in Architecture definition and modeling, verification test plan and testbench...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Design Engineer, Coherent High Speed Interconnect

    Senior Design Engineer, Coherent High Speed Interconnect

    NVIDIASanta Clara, CA, United States
    Full-time
    Senior Design Engineer, Coherent High Speed Interconnect.NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team. You will be working on architecture and design ...Show moreLast updated: 30+ days ago
    • Promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    NVIDIA CorporationSanta Clara, CA, United States
    Full-time
    We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the opportunity to have real impac...Show moreLast updated: 3 days ago
    • Promoted
    Senior ASIC Design Engineer - DFX

    Senior ASIC Design Engineer - DFX

    Nvidia CorporationSanta Clara, CA, United States
    Full-time
    Senior ASIC Design Engineer - DFX.We are now looking for a Senior ASIC Design Engineer - DFX.NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the ...Show moreLast updated: 5 days ago
    • Promoted
    ASIC Design Engineers

    ASIC Design Engineers

    P Chappel Associates IncSanta Clara, CA, US
    Full-time
    Front-End ASIC Design Engineer - Milpitas, CA Unique opportunity to join an established international company in their US expansion. Working from the US headquarters, you will have the ability to be...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Networking Design Engineer

    Senior Networking Design Engineer

    Innominds Software Private LimitedSAN JOSE, CA, US
    Full-time
    Role / Title : Senior Networking Design Engineer Location : Mountain View, California Duration : 12 Months Job Description : How You Will Contribute : Specify & Design network infrastructure including rou...Show moreLast updated: 30+ days ago
    • Promoted
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    P. Chappel Associates, Inc.San Jose, CA, US
    Full-time
    Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a.This role is ideal for engineers with. Lead ASIC / SoC architecture and micro-architecture develop...Show moreLast updated: 1 day ago
    • Promoted
    ASIC Design Engineer

    ASIC Design Engineer

    NVIDIASanta Clara, CA, United States
    Full-time
    NVIDIA is looking for an ASIC Design Engineer to join our Memory Subsystem Team!.As an ASIC Design engineer at NVIDIA, you'll join a group of hard-working engineers to design and implement innovati...Show moreLast updated: 30+ days ago
    • Promoted
    ASIC Design Engineer - Pixel IP DMA

    ASIC Design Engineer - Pixel IP DMA

    Apple Inc.Cupertino, CA, United States
    Full-time
    Cupertino, California, United States Hardware.Do you love creating sophisticated solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-gene...Show moreLast updated: 30+ days ago