Senior ASIC Design Engineer
Ethan Alexander GroupSan Francisco, CA, US30+ days ago
Job type
- Full-time
Job descriptionMinimum of 5 years of relevant experience. Scripting or programming experience in Python or C / C++ Ability to write and analyze the completeness of constraints Familiarity with lab equipment including logic analyzers, oscilloscopes, and multimeters Strong analytical and debugging skills BS in Electrical Engineering or equivalent required, MS preferred Familiarity with Xilinx FPGA’s and Vivado tool chain Experience with validating and debugging low-power wireless systems Understanding of common interfaces and bus protocols (e.g. I2C, SPI, AHB) Knowledge of wireless protocols (e.g. Bluetooth Low Energy)
Job Description
Job Description
ASIC Design Engineer
Responsibilities :
- Define and bring up FPGA platforms for pre-silicon validation and software development
- Map ASIC RTL to FGPA while minimizing code base differences
- Create and execute test plans for validating SoC functionality and performance
- Resolve challenging system level issues that span multiple disciplines
- Design logic starting from specification or high level feature description
Requirements :
Nice to Have :
Create a job alert for this search
Asic Design Engineer • San Francisco, CA, US