Talent.com
HW SOC/ASIC Physical Design Engineer, Staff/Sr Staff
HW SOC/ASIC Physical Design Engineer, Staff/Sr StaffNutanix • San Diego, CA, United States
HW SOC / ASIC Physical Design Engineer, Staff / Sr Staff

HW SOC / ASIC Physical Design Engineer, Staff / Sr Staff

Nutanix • San Diego, CA, United States
21 hours ago
Job type
  • Full-time
Job description

Company :

Qualcomm Technologies, Inc.

Job Area :

Engineering Group, Engineering Group >

ASICS Engineering

General Summary :

Applicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information.

Must be a U.S. citizen and eligible to receive a U.S. Government security clearance

We are seeking a highly skilled and motivated Physical Design Engineer to join our team. The ideal candidate will have hands‑on experience in RTL‑to‑GDSII flow, with a strong focus on Floor‑planning, Clock Tree Synthesis, Place‑n‑Route (PnR), DRC and Timing closure. This role involves architecting and implementing robust, low‑skew, power‑efficient clock distribution networks tailored for a complex design to meet performance, power, and area goals.

This role requires full‑time onsite work in San Diego, CA (5 days per week).

Minimum Qualifications :

  • Bachelor’s degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master’s degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Key Responsibilities :

  • Execute floorplanning, placement, clock tree synthesis (CTS), and routing using industry‑standard tools (e.g., Innovus, ICC2).
  • Drive timing closure across multiple corners and modes using static timing analysis (STA) tools (e.g., PrimeTime).
  • Collaborate with RTL designers to resolve timing, congestion, and DRC issues.
  • Optimize design for power, performance, and area (PPA).
  • Conduct formal equivalence checks between RTL and netlist.
  • Support physical verification including DRC, LVS, and antenna checks.
  • Work closely with backend teams for tapeout preparation and signoff.
  • Excellent scripting skills (TCL, Python, Perl) for reference flow automation.
  • Execute full‑chip and block‑level physical verification including DRC, LVS, ERC, antenna, and density checks using industry‑standard tools (e.g., Calibre, Pegasus, ICV).
  • Customize and optimize reference physical verification flows to align with project needs and foundry requirements.
  • Perform GDS‑to‑GDS comparisons to validate ECO changes, ensure layout integrity, and support tapeout readiness.
  • Debug and resolve physical verification violations, working closely with layout, design, and CAD teams.
  • Collaborate with foundries to ensure compliance with latest design rule manuals (DRMs) and tapeout checklists.
  • Support signoff verification, including multi‑corner / multi‑mode analysis and ECO validation.
  • Develop and maintain automation scripts for verification flows, reporting, and regression testing.
  • Interface with EDA vendors to resolve tool issues and improve flow robustness.
  • Participate in design reviews, providing feedback on layout quality, rule compliance, and manufacturability.
  • Ensure timely delivery of clean GDSII for tapeout, with full verification signoff.
  • Perform full‑chip and block‑level static timing analysis (STA) using industry‑standard tools (e.g., Synopsys PrimeTime, Cadence Tempus).
  • Develop, validate, and maintain timing constraints (SDC) for multiple modes and corners.
  • Collaborate with RTL, synthesis, and physical design teams to ensure timing‑aware design practices.
  • Debug and resolve setup, hold, and transition violations across various PVT corners.
  • Drive timing closure through iterative optimization and ECO implementation.
  • Customize and enhance timing analysis flows to improve accuracy, efficiency, and scalability.
  • Analyze clock tree timing, including skew, latency, and jitter impacts.
  • Support signoff timing verification, including cross‑domain timing and false / multicycle path handling.
  • Define and implement low‑power architecture using CLP methodology across RTL and physical design stages.
  • Develop and maintain power intent files (UPF / CPF) and ensure alignment with design specifications.
  • Customize and optimize low‑power reference flows to meet project‑specific requirements.
  • Collaborate with RTL, synthesis, and physical design teams to integrate power‑aware features such as power gating, retention, isolation, and level shifting.
  • Perform power‑aware static checks, simulation, and formal verification to validate power intent.
  • Debug and resolve issues related to power domain crossings, voltage islands, and power sequencing.
  • Support signoff verification including power‑aware LVS / DRC, STA, and EM / IR analysis.
  • Ensure compliance with foundry low‑power guidelines and contribute to successful tapeout.
  • Qualifications :

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
  • 4+ years of experience in physical design, with a focus on clock tree design and implementation.
  • Strong understanding of digital timing concepts, clock domain crossing, and synchronous / asynchronous design.
  • Proficiency with EDA tools for CTS, STA, and physical verification (e.g., ICC2, Innovus, PrimeTime).
  • Experience with advanced nodes (e.g., 7nm, 5nm, 3nm) and FinFET technologies.
  • Solid scripting skills (TCL, Python, Perl) for flow automation and data analysis.
  • Familiarity with low‑power design techniques, including clock gating and multi‑voltage domains.
  • Preferred Skills :

  • Experience with custom clock tree architectures such as H‑tree, mesh, or spine‑based topologies.
  • Knowledge of EM / IR analysis, thermal‑aware clocking, and reliability modeling.
  • Exposure to high‑speed interface clocking (e.g., SerDes, DDR, PCIe).
  • Understanding of package‑level clock planning and signal integrity.
  • Principal Duties & Responsibilities :

  • Leverages advanced ASIC knowledge and experience to define, model, design (digital and / or analog), optimize, verify, validate, implement, and document IP (block / SoC) development for a variety of high performance, high quality, low power products.
  • Creates advanced architectures, circuit specifications, logic designs, and / or system simulations based on system‑level requirements.
  • Collaborates across functional teams (e.g., software architecture, hardware architecture, product management, program management teams) to develop and execute an implementation strategy that meets system requirements and customer needs.
  • Evaluates all aspects of complex process flow from high‑level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design / layout flow.
  • Utilizes tools / applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable advanced architecture and design of multiple complex blocks / SoC or IC Packages.
  • Writes and reviews detailed technical documentation for complex EDA / IP / ASIC projects.
  • Level of Responsibility :

  • Works independently with minimal supervision.
  • Provides supervision / guidance to other team members.
  • Decision‑making is significant in nature and affects work beyond immediate work group.
  • Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
  • Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
  • Tasks do not have defined steps; planning, problem‑solving, and prioritization must occur to complete the tasks effectively.
  • Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application / hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e‑mail disability‑accomodations@qualcomm.com or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

    To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes / applications.

    EEO Employer : Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

    Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and / or proprietary information, to the extent those requirements are permissible under applicable law.

    Pay range and Other Compensation & Benefits :

    $140,000.00 - $210,000.00

    The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

    If you would like more information about this role, please contact Qualcomm Careers.

    #J-18808-Ljbffr

    Create a job alert for this search

    Physical Design Engineer • San Diego, CA, United States

    Related jobs
    Mechanical Design Engineer II

    Mechanical Design Engineer II

    PIP Global Safety • Tijuana, Baja California, Mexico
    Fall Protection Research & Development.PIP Global Safety is a leading global supplier and manufacturer of personal protective equipment (PPE), trusted by workers and safety professionals across ind...Show more
    Last updated: 30+ days ago • Promoted
    Validation Engineer - 1

    Validation Engineer - 1

    Tijuana, Baja California • La Joya, Baja California, Mexico
    Vantive is a vital organ therapy company on a mission to extend lives and expand possibilities for patients and care teams everywhere. For 70 years, our team has driven meaningful innovations in kid...Show more
    Last updated: 22 days ago • Promoted
    RF Engineer III

    RF Engineer III

    Scientific Research Corporation • San Diego, CA, United States
    Full-time
    Estimated Starting Salary Range : USD $168,900.Salary to be determined by the education, experience, knowledge, skills, and abilities of the applicant, internal equity, and alignment with market dat...Show more
    Last updated: 30+ days ago • Promoted
    ASCP Cardiac Cath Lab Technologist

    ASCP Cardiac Cath Lab Technologist

    MLee Healthcare Staffing and Recruiting, Inc • San Marcos, CA, United States
    Part-time
    Enjoy a $18,000 bonus paid out monthly over six months after 30 days of employment, contingent on a minimum of two years' experience in a Cardiac Cath Lab. This role is ideal for a licensed Radiolog...Show more
    Last updated: 27 days ago • Promoted
    Senior SoC Verification Engineer (FPGA Prototyping) - Hybrid

    Senior SoC Verification Engineer (FPGA Prototyping) - Hybrid

    Arm • San Diego, CA, United States
    Full-time
    A leading microprocessor technology company seeks a Principal SoC Verification Engineer in San Diego, California.You will join a dynamic team that drives verification of SoC RTL designs, develops t...Show more
    Last updated: 6 days ago • Promoted
    Packaging Design Engineer - CAD, Quality & Process

    Packaging Design Engineer - CAD, Quality & Process

    Industrias La Mesa de Tijuana, S.A. de C.V. • Rosarito, Baja California, Mexico
    A leading packaging solutions company in Rosarito is seeking an experienced Packaging Engineer to enhance packaging design and processes. The ideal candidate will possess a Bachelor’s degree and ove...Show more
    Last updated: 9 days ago • Promoted
    SOC Engineer (Onsite)

    SOC Engineer (Onsite)

    Family Health Centers of San Diego • San Diego, CA, United States
    Full-time
    Impact Lives, Impact Community.Family Health Centers of San Diego (FHCSD) is passionate about providing exceptional health care to all, especially underserved communities with limited health care o...Show more
    Last updated: 17 days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    Scadea Solutions Inc • San Diego, CA, United States
    Full-time
    Scadea Solutions is a global talent acquisition and executive search company.We work exclusively with some of the most reputed and admired clients across various sectors and geographies.Location : S...Show more
    Last updated: 13 days ago • Promoted
    Systems Installation Staff Engineer (Mechanical)

    Systems Installation Staff Engineer (Mechanical)

    Grupo TECMA • Tijuana, Baja California, Mexico
    Responsible for engineering IFE projects within the Systems Installation group from a mechanical standpoint; from systems integration to installation. Shall be responsible to engineer, design and de...Show more
    Last updated: 30+ days ago • Promoted
    SoC Physical Design Engineer, STA / Timing

    SoC Physical Design Engineer, STA / Timing

    Apple • San Diego, CA, United States
    Full-time
    SoC Physical Design Engineer, STA / Timing.Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly.Bring pas...Show more
    Last updated: 30+ days ago • Promoted
    GPU- Physical Design Engineer at Qualcomm San Diego, CA

    GPU- Physical Design Engineer at Qualcomm San Diego, CA

    Itlearn360 • San Diego, CA, United States
    Full-time
    GPU- Physical Design Engineer Job at Qualcomm, San Diego, CA.OEU1NE54cG9MaHBlZXZ0Y09jNmFaQmRwaXc9PQ==.Company : • •Qualcomm Technologies, Inc. Job Area : • •Engineering Group, Engineering Group > .GPU ASIC...Show more
    Last updated: 11 days ago • Promoted
    HW SOC / ASIC Physical Design Engineer, Staff / Sr Staff (US Citizenship Required)

    HW SOC / ASIC Physical Design Engineer, Staff / Sr Staff (US Citizenship Required)

    Qualcomm • San Diego, CA, United States
    Full-time
    Engineering Group, Engineering Group > .Applicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information.We are ...Show more
    Last updated: 10 days ago • Promoted
    Senior Staff Engineer, RD Analog Design

    Senior Staff Engineer, RD Analog Design

    OSRAM Sylvania. • San Diego, CA, United States
    Full-time
    Responsible for design leadership and development of ultra-high performance, low noise analog solutions associated with mixed signal ICs from initial concept, until production ramp, including desig...Show more
    Last updated: 30+ days ago • Promoted
    Tooling Engineer II

    Tooling Engineer II

    ICU Medical Tijuana • Tijuana, Baja California, Mexico
    Descripción y detalle de las actividades.El ingeniero de herramientas es responsable de supervisar la ingeniería de herramientas de inyección de termoplásticos con moldeadores personalizados extern...Show more
    Last updated: 30+ days ago • Promoted
    Sr Engineer I

    Sr Engineer I

    Merit Medical • Tijuana, Baja California, Mexico
    Performs intensive and diversified technical work such as the design, manufacture and operation of structures, machines and systems while completing projects in broad areas of assignment.Makes deci...Show more
    Last updated: 30+ days ago • Promoted
    Aerospace Engineer

    Aerospace Engineer

    TradeJobsWorkforce • 92196 San Diego, CA, US
    Full-time
    Aerospace Engineer Job Duties : Contributes to the design, manufacturing, and testing of aircraft and a...Show more
    Last updated: 30+ days ago • Promoted
    Physical Design Engineer

    Physical Design Engineer

    North American Production Sharing de México, S.A. de C.V. • Tijuana, Baja California, Mexico
    As a leading technology innovator, we push the boundaries of what's possible to enable next‑generation experiences and drive communication and data processing transformation to help create a smarte...Show more
    Last updated: 10 days ago • Promoted
    Packaging Design Engineer — CAD & Sustainability

    Packaging Design Engineer — CAD & Sustainability

    Hunter Douglas, Inc. • Rosarito, Baja California, Mexico
    A leading packaging solutions provider in Mexico is seeking an experienced Packaging Engineer to enhance packaging design and improve quality processes. The ideal candidate has a Bachelor's degree, ...Show more
    Last updated: 8 days ago • Promoted