SoC Cache Architecture Performance Modeling Engineer, Platform Architecture

Apple
Cupertino, CA, United States
$138.9K-$256.5K a year
Full-time
We are sorry. The job offer you are looking for is no longer available.

Summary

Posted : May 17, 2024

Role Number : 200528323

Do you love crafting elegant solutions to complex problems? Do you enjoy learning how systems work from the big picture down to the smallest detail?

As part of the SoC Performance group, you'll work with a diverse set of cross-functional teams to help architect, optimize, and ship our industry-leading SoCs powering Apple products from iPhone to Apple Watch, iPad, Macs, and more! You'll join a team of performance architects who deeply analyze the way our SoCs are used by real software, in order to ensure that software can harness the full power of our chips and to drive the design of future SoCs to be an even better match for real-world use cases.

We're looking for experienced, passionate, and highly motivated individuals to help us set the standard on the performance, efficiency, and hardware / software integration of Apple's products! You will enjoy this role if : - You're interested in hardware design, hardware / software co-design, hardware / software optimization, and power / performance tradeoffs.

  • You derive satisfaction from not only performing the analysis, but using your interpersonal skills to use your analysis to influence the direction of the organization.
  • You enjoy doing deep-dives into hardware and software parts that are outside of your immediate area of responsibility, to establish relationships across the organization and apply the findings to innovate the parts you own.

Description

As a SoC Cache Architecture Performance Modeling Engineer, you will collaborate with engineers across the organization to model and improve the hardware and low-level software architecture of our chips by using a high-performance C++ simulator.

You will be involved with the full life-cycle of performance modeling, from early architectural exploration to post-silicon correlation.

The role requires deep expertise in the architecture and design of SoC caches, how they are used by the different SoC components such as CPU, GPU, Display, Camera, Machine Learning, and how they interact with the other parts of the memory system.

It also requires appreciating the good parts of C++, and using the language to enhance the utility of our simulation models.

Key Qualifications

  • Ideally, you will have a B.S. and 3+ years of relevant industry experience and posses :
  • Good written and verbal communication skills.
  • Deep understanding of cache micro-architecture, data coherency protocols, and on-chip interconnect architecture.
  • Good knowledge of C++, including templates and the STL.
  • Experience in writing and using SoC performance models, and transforming the simulation results into compelling performance analysis.
  • Ability and enthusiasm to work with experts in other domains, such as CPU, GPU, Display, Camera, and Machine Learning, to understand their cache usage requirements, and help them apply good performance modeling practices to drive architecture and design decisions.
  • Proficiency in scripting languages, ideally Python.

Education & Experience

B.S. and 3+ years of relevant industry experience. Masters, or PhD in EE, CS, or related field preferred

Additional Requirements

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role.

The base pay range for this role is between $138,900 and $256,500, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs.

Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan.

You'll also receive benefits including : Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition.

Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note : Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

More

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

Learn more about your EEO rights as an applicant.

5 days ago
Related jobs
Apple
Cupertino, California

As a SoC Cache Architecture Performance Modeling Engineer, you will collaborate with engineers across the organization to model and improve the hardware and low-level software architecture of our chips by using a high-performance C++ simulator. Do you love crafting elegant solutions to complex probl...

Promoted
VirtualVocations
San Jose, California

A company is looking for a Senior Kubernetes Architecture Engineer. Key Responsibilities:Design and implement microservices-based architecture using domain-driven design principlesUtilize Kubernetes for container orchestration and management for scalability and reliabilityDevelop highly resilient an...

Promoted
Brightpath Associates LLC
Milpitas, California

SSD Applications Engineer - SSD Hardware and Firmware Architecture. Working with customers to manage SSD debug and qualification requirements in collaboration with SMI Engineering Teams, driving technical design-in/-win, and debug hardware, firmware, and other platform-related barriers to adoption. ...

Promoted
Zeektek
San Jose, California
Remote

Required Solution Architecture, Healthcare, Power BI, Tableau, Databricks,. We are seeking a seasoned Business Intelligence (BI) Engineer/Architect to join our team on a contract basis. This is a crucial backfill position that not only supports ongoing maintenance and operational activities within o...

Promoted
ATR International
Santa Clara, California

We are looking for senior architecture engineers who are familiar with the concept of HW/SW co-design, with hands-on hardware modeling experience and critical software expertise to contribute to the next generation of our SOCs. Our architecture engineers work at the forefront of this technological l...

Annapurna Labs (U.S.) Inc.
Cupertino, California

We’re looking for a modeling engineer to help us trail-blaze new technologies and architectures, while ensuring high quality with correlation against the design. Are familiar with performance modeling of SoCs, ASICs, GPUs, or CPUs. Familiarity with SoC, CPU, GPU, and/or ASIC architecture and micro-a...

Apple
Cupertino, California

Expert background in software engineering, tools, methods, and the performance optimization process;Strong knowledge and experience in GPU/CPU/SoC architecture and micro-architecture, or performance analysis with an emphasis on hardware/software co-design and the intersection between software and ha...

ByteDance
San Jose, California

With a suite of more than a dozen products, including TikTok, Helo, and Resso, as well as platforms specific to the China market, including Toutiao, Douyin, and Xigua, ByteDance has made it easier and more fun for people to connect with, consume, and create content. Profile and optimize camera perfo...

Hireio, Inc.
San Jose, California

Build and maintain high performance online services for XXX recommendation system;. Design and develop high performance computing frameworks and storage systems. ...

Mindlance
Sunnyvale, California

Silicon modeling, System C modeling. Understanding SoC and ASIC design flow. Modeling the computer algorithm for ARVR glasses. How will performance be measured:. ...