Talent.com
Senior RTL Design Engineer, Low Power, ML Accelerators

Senior RTL Design Engineer, Low Power, ML Accelerators

Google Inc.Sunnyvale, CA, United States
1 day ago
Job type
  • Full-time
Job description

corporate_fare Google place Sunnyvale, CA, USA

Apply

  • ​Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • ​5 years of experience in logic design, digital ASIC, or SoC design.
  • ​Experience with RTL (Register Transfer Level) design using Verilog or SystemVerilog.
  • ​Experience with low-power design or power reduction methodologies / techniques.

Preferred qualifications

  • ​Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • ​Experience defining and implementing chip-wide power management architectures and designs.
  • ​Experience in power modeling, measurement, and correlation across the pre- and post-silicon phases.
  • ​Understanding of modern power and thermal management techniques at both the silicon and system levels (including DVFS, Turboing, Thermal Management, and system-level tradeoffs).
  • ​Ability to solve open-ended power and performance problems under ambiguity.
  • About the job

    In this role, you’ll work to shape the future of AI / ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google’s most demanding AI / ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google’s TPU. You’ll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI / ML‑driven systems.

    In this role, you will play a pivotal part in improving the power efficiency of our Tensor Processing Units (TPUs). You will drive power efficiency for our TPU designs, starting from building power models to proposing novel power optimization techniques. You will utilize background in modeling and optimizing chip power, as well as have an understanding of system level power considerations and tradeoffs.

    The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

    We’re the driving force behind Google’s groundbreaking innovations, empowering the development of our cutting‑edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

    The US base salary range for this full‑time position is $156,000‑$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job‑related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

    Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

    Responsibilities

  • Define best practices and methodologies to achieve low‑power RTL designs.
  • Investigate, specify, and deploy architectural and microarchitectural power optimization techniques.
  • Collaborate with cross‑functional software and system teams to create novel power management architectures.
  • Contribute to design power modeling and drive convergence to power goals.
  • Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity / expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights : workplace discrimination is illegal , Belonging at Google , and How we hire .

    Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

    To all recruitment agencies : Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

    #J-18808-Ljbffr

    Create a job alert for this search

    Rtl Design Engineer • Sunnyvale, CA, United States

    Related jobs
    • Promoted
    Senior RTL Design Engineer - Low-Power ML Accelerators

    Senior RTL Design Engineer - Low-Power ML Accelerators

    Google Inc.Sunnyvale, CA, United States
    Full-time
    A leading tech company in Sunnyvale, CA is looking for an engineer to help shape the future of AI / ML hardware acceleration. This role involves driving power efficiency for Tensor Processing Unit (TP...Show moreLast updated: 1 day ago
    • Promoted
    ASIC / RTL Design Engineer - Senior (US)

    ASIC / RTL Design Engineer - Senior (US)

    Tech Providers Inc.Santa Clara, CA, US
    Full-time
    Lead and participate in the design and development of complex System-on-Chip (SoC) components, from chip definition and architecture to logic implementation. Convert micro-architectural specificatio...Show moreLast updated: 22 days ago
    • Promoted
    Sr. ASIC RTL Design Engineer

    Sr. ASIC RTL Design Engineer

    Tesla Motors, Inc.Palo Alto, CA, United States
    Full-time
    The Autopilot Hardware team is looking for a Senior ASIC RTL Design Engineer to work on industry leading AI accelerators in Palo Alto, CA. Candidate is expected to implement and document microarchit...Show moreLast updated: 3 days ago
    • Promoted
    Sr. Staff ML Platform Engineer (TLM)

    Sr. Staff ML Platform Engineer (TLM)

    EarninMountain View, California, United States
    Full-time
    As one of the first pioneers of earned wage access, our passion at EarnIn is building products that deliver real-time financial flexibility for those with the unique needs of living paycheck to pay...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Staff Engineer, Hardware Design TPL

    Senior Staff Engineer, Hardware Design TPL

    Celestica Inc.San Jose, CA, United States
    Full-time
    Press Tab to Move to Skip to Content Link.Select how often (in days) to receive an alert : .Senior Staff Engineer, Hardware Design TPL. Senior Staff Engineer, Hardware Design.As a Technical Product Le...Show moreLast updated: 30+ days ago
    • Promoted
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    Mythic, Inc.Palo Alto, CA, United States
    Full-time
    We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. Mythic is building the future...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Power Hardware Design Lead

    Senior Power Hardware Design Lead

    CelesticaSan Jose, CA, United States
    Full-time
    A technology solutions provider in San Jose seeks a Manager of Hardware Design Engineering to lead the development of new power systems. The role involves overseeing complex projects, managing vendo...Show moreLast updated: 2 days ago
    RTL Design Engineer

    RTL Design Engineer

    Objectwin Technology Inc.Santa Clara, California, United States
    Temporary
    Quick Apply
    Santa Clara, CA 95054 (100% REMOTE).Responsible for RTL design using Verilog HDL for implementation and debug.Read and comprehend Analog Macro level architectural specification.Modelling Analog-Mix...Show moreLast updated: 30+ days ago
    FPGA / RTL Design Engineer

    FPGA / RTL Design Engineer

    VDart IncSan Jose, CA, United States
    Full-time
    Quick Apply
    Job Title : FPGA / RTL Design Engineer Location : San Jose, CA Job Description : &...Show moreLast updated: 2 days ago
    • Promoted
    Senior Lead Thermal Engineer, Hardware Design

    Senior Lead Thermal Engineer, Hardware Design

    Celestica Inc.San Jose, CA, United States
    Full-time
    Press Tab to Move to Skip to Content Link.Select how often (in days) to receive an alert : .Senior Lead Thermal Engineer, Hardware Design. Senior Lead Engineer, Hardware Design.If you’re reading this,...Show moreLast updated: 30+ days ago
    • Promoted
    Senior LLM Engineer

    Senior LLM Engineer

    ConvivaFoster City, CA, United States
    Full-time
    Conviva is the first and best place to go to understand and optimize digital customer experiences.Our Operational Data Platform harnesses full-census, comprehensive client-side telemetry—capturing ...Show moreLast updated: 30+ days ago
    • Promoted
    Senior ASIC Power Engineer — PPA & Low-Power RTL / UPF

    Senior ASIC Power Engineer — PPA & Low-Power RTL / UPF

    EPITECSunnyvale, CA, United States
    Full-time
    A leading technology company in Sunnyvale is seeking an experienced ASIC Power Engineer to perform power analysis and optimizations for AR / VR products. The ideal candidate has over 10 years of exper...Show moreLast updated: 2 days ago
    • Promoted
    Senior Lead Therrnal Engineer, Hardware Design - Thermal

    Senior Lead Therrnal Engineer, Hardware Design - Thermal

    Celestica Inc.San Jose, CA, United States
    Full-time
    Press Tab to Move to Skip to Content Link.Select how often (in days) to receive an alert : .Senior Lead Therrnal Engineer, Hardware Design - Thermal. Senior Lead Engineer, Hardware Design.If you’re re...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Principal IC Design Engineer, Power Management

    Senior Principal IC Design Engineer, Power Management

    MaxLinear, IncSan Jose, CA, United States
    Full-time
    MaxLinear is seeking a Senior Principal IC Design Engineer, Power Management to join our team.In this role, you will focus on the following : . Participate in the product definition, system requiremen...Show moreLast updated: 30+ days ago
    • Promoted
    Senior MLOps Engineer

    Senior MLOps Engineer

    Monad FoundationMountain View, CA, United States
    Full-time
    AI protocol on Monad that leverages idle consumer hardware for swarm inference.It enables Small Language Models to achieve advanced multi-step reasoning at lower costs, surpassing the performance a...Show moreLast updated: 25 days ago
    • Promoted
    ASIC / SOC Micro-Architect and RTL Design Engineer

    ASIC / SOC Micro-Architect and RTL Design Engineer

    MatXMountain View, CA, United States
    Full-time
    ASIC / SOC Micro-Architect and RTL Design Engineer.MatX is on a mission to be the compute platform for AGI.We are developing vertically integrated full-stack solutions from silicon to systems includi...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Lead Thermal Engineer, Hardware Design

    Senior Lead Thermal Engineer, Hardware Design

    CelesticaSan Jose, CA, United States
    Full-time
    Senior Lead Engineer, Hardware Design.If you’re reading this, chances are that you’re getting this information over at least one piece of hardware that we designed, developed, manufactured or servi...Show moreLast updated: 30+ days ago
    • Promoted
    Founding Senior RTL Design or DV Engineer

    Founding Senior RTL Design or DV Engineer

    PhinitySan Francisco, CA, United States
    Full-time
    This range is provided by Phinity.Your actual pay will be based on your skills and experience — talk with your recruiter to learn more. Today, every software engineer can 10x their productivity with...Show moreLast updated: 6 days ago