Low Power Engineer with experience in Physical Design using UPF. Experience needed in creating and managing UPF files for Multi?Power Domain and Power?gated designs. Experience in low?power checks using VCLP or Conformal?LP is desirable.
Seniority level
Mid?Senior level
Employment type
Contract
Job function
Semiconductor Manufacturing
#J-18808-Ljbffr
Power Engineer • San Francisco, CA, United States