Senior ASIC Architect & Tech Leader, Hyperscale Connectivity
Astera LabsSan Jose, CA, United StatesAstera Labs is looking for a Distinguished Engineer in San Jose, CA to lead the architecture of high-speed connectivity silicon for AI systems.This role involves defining system and chip architectu... Show more