Senior Verification Engineer

Overview

For an exciting well-funded start-up developing leading edge technology in high-speed communications, we are looking for a Senior Verification Engineer to drive RTL design verification across various design aspects.

Requirements

• 10+ years of experience – a must
• Performed at last 2 or more full block / system verification cycles.
• In depth knowledge in VLSI verification flow, languages and concepts.
• Experience in data path or data protocols, specifically Ethernet - preferred
• Verification using one of the known methodologies (eRM, UVM).

Responsibilities

J-18808-Ljbffr