Bill Rate Range :
Preference is Hybrid but Open to a fully remote candidate.
Interview : 1hr long interview with Sr. Engineer in India.
JOB DUTIES :
Develop, enhance, and maintain SystemC / TLM2 models for memory controllers, peripherals, and interconnects, ensuring they accurately simulate the behavior and performance characteristics of the hardware.
Collaborate with cross teams to integrate models into AMD tools used for system-level designs, ensuring proper functionality and performance.
Identify bottlenecks and performance issues within models and work to optimize their performance to meet design specifications.
Develop and execute testbenches to validate the functionality and correctness of models, as well as participate in system-level testing and debugging.
Create clear and comprehensive documentation for models, including usage guidelines and design specifications.
Deliverables :
Cycle approximate performance models
SV / UVM Functional and Performance Verification
EXPERIENCE AND EDUCATION :
Performance Engineer • Santa Clara, CA, United States