The candidate should have a MSEE or PhD EE and 15+ years of experience, with expertise in the design of PHY, SerDes, PLL, and CDR circuits.
Take overall technical responsibility for multiple exciting, state-of-the-art projects in the fast-growing interconnect IP segment. Direct the creation of the critical components that will interconnect the next generation of mobile, automotive, IoT, and VR platforms. Play a critical part in Mixel’s next phase of growth and contribute to its long-term success. The candidate will lead teams of designers and take overall responsibility for project success. This can be a once-in-a-lifetime opportunity for the right candidate and can rapidly lead to larger responsibilities and rewards.
Key Responsibilities
Job Requirements
#J-18808-Ljbffr
Director Of Based • San Jose, CA, United States