Description
As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems.
Responsibilities
- Triage regression failures and make testbench updates
- Debug functional errors in RTL model using simulation and debug tools.
- Maintain efficient and clean regression status
- Develop Scalable SystemVerilog / UVM testbenches for unit level and / or Cluster level verification.
- Review Architecture and Micro-Architecture specifications.
- Closely work with Architects and RTL designers.
- Define, maintain and execute unit level and / or Cluster level verification testplans.
- Generate and run Testcases on logic simulation models.
- Code Functional coverage models and System Verilog assertions.
- Drive Functional Coverage and Code coverage to closure.
- Integrate C++ reference model into Scoreboards
Requirements :
- 5-15 year's industry experience in a design verification role.
- Proficient in System Verilog / UVM / OVM, OOP / C++
- Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
- Experience with code coverage and functional coverage driven verification methodology.
- Experience in creating, running and debugging of SystemVerilog / UVM constraint-random Testbench.
- Excellent working knowledge of scripting languages such as Python or Perl.
- Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
- Strong functional verification experience including Test planning, Testbench Architecture, Test / Coverage Model / Assertion Development.
- Strong debugging skills
- Strong programming skills with good understanding of algorithms and data structures
- Good verbal and written communication skills.
IND 123
Cellular SOC Design Verification Engineer
As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing innovative Cellular SoCs! This position requires someone comfortable will all areas of SoC design verification engineering. Arch...
Senior Design Verification Engineer
A $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year!. We are looking for Verification engineers from with a range of specialist skillsets including. We are looking for proven engineers with SystemVerliog & UVM exper...
Cellular SOC Design Verification Engineer - Entry Level
As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing state-of-the-art Cellular SoCs! You will have the opportunity to contribute to the verification effort of a set of complex SOCs ...
Design Verification Engineer
Austin Frasers manufacturing client are looking for a Design Verification Engineer to join them on an initial 12 month contract, ideally the candidate will be local to Austin,TX for on site working but they will consider top tier candidates who have a strong remote set up as well. ...
Design Verification Engineer
Position: Design Verification Engineer. ...
Fall Co-op- Design Verification Engineer
Cirrus Logic's Mixed Signal Audio Verification/Validation Engineering team is hiring interns to assist experienced engineers with functional verification of mixed-signal audio CODECs. This is an opportunity to work closely with digital/analog designers, applications engineers and manufacturing test ...
Design Verification Engineer
As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Protingent Staffing has an exciting contract opportunity for Design Verification Engineer with our client that is located in Austin, TX. Develop Scalabl...
Design Verification Engineer, Annapurna Labs
We are seeking an experienced Design Verification Engineers to build the next generation of our cloud server platforms. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and validation of machine learning hardware in our data centers. Some of your...
Sr. ASIC Design Verification Engineer
Work with the design and communication systems team and participate in system level verification using test benches constructed using UVM, System C and DPI-C. Implement a state of the art verification environment to facilitate testing of the RTL against reference Matlab/C models. Run formal verifica...
Sr Design Verification Engineer
As a Senior Design Verification Engineeryou will play a critical role in verifying the functionality andperformance of our mixedsignal ASICs. MS or PhDin Electrical Engineering or ComputerEngineering. Collaborate with a team of passionate skilledengineers who are experts in theirfield. Developand im...