Physical Design Engineer

Acceler8 Talent
CA, United States
Full-time

Acceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large language models (LLMs) like GPT.

With a commitment to cost efficiency and optimizing performance-per-dollar, their technology offers competitive latency and low-level hardware control.

Their scalable hardware enables faster model development and accessibility for researchers and startups.

Founded by two previous leaders of a FAANG company, they are leading the charge as the compute platform for AGI, crafting comprehensive solutions from silicon to systems.

They are actively looking for a Physical Design Engineer

Responsibilities :

  • Drive their silicon and physical design methodology, ensuring scalability across various design levels.
  • Take ownership of entire subsystems or subsets and / or chip-level physical design tasks, including floor-planning, placement, routing, timing closure, and verification.
  • Lead reviews and progress reporting, focusing on key metrics to achieve silicon milestones like design freeze and tapeout.
  • Collaborate closely with design, DFT, and other physical design stakeholders to deliver top-tier performance, power, and area results.
  • Coordinate with design services partners and third-party vendors for block-level and chip-level

Requirements :

  • Proven experience in guiding physical design from RTL to silicon for subsystems and / or top-level functions in ASICs and SOCs.
  • Demonstrated expertise in floorplanning, place and route, clock tree insertion, timing analysis, physical verification, and electrical sign-off.
  • Project experience collaborating with design, verification, and DFT teams to optimize designs for performance, power, and area.
  • Experience working with third-party design services partners to take designs from initial floor plan to sign-off and tapeout is desirable.

If interested in joining them please apply here or reach out to [email protected]

24 days ago
Related jobs
Promoted
SpaceX
Sunnyvale, California

SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). Closely co...

Promoted
Cisco Systems, Inc.
San Jose, California

You will work with the ASIC physical design team to enhance and continuously improve the physical design implementation flow. The senior physical design engineer will be focused on delivering highly-complex ASICs in advanced technology nodes that are used in these next-generation telecom systems. Yo...

Promoted
Ursus, Inc.
San Jose, California

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field. Strong understanding of digital design concepts, including synthesis, timing analysis, and formal verification. Knowledge of ASIC design flow, including front-end and back-end processes. Understanding of...

Ursus
San Jose, California

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field. STA Engineer with 15+ years' experience for STA position. Strong understanding of digital design concepts, including synthesis, timing analysis, and formal verification. Knowledge of ASIC design flow, in...

Annapurna Labs (U.S.) Inc.
Cupertino, California

Participate in various aspects of physical design: full chip floorplanning, circuit analysis, power/clock distribution, timing optimization, place and route, power integrity analysis, and physical verification. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible f...

Square
San Jose, California

As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC. Our organization operates as a flat meritocracy, this role’s title is ASIC Physical Design Engineer, but other companies might call ...

Actalent
Sunnyvale, California

Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis design for testability floorplan place and route static timing analysis IR Drop EM and physical verification in advanced technology nodes. Title: Silicon Physical Design Engin...

Chelsea Search Group
San Jose, California

Senior Physical Design Engineer. Implementation: Synthesis, CDC (clock domain crossing) concepts and analysis, Industry standard tools like Design compiler/Genus, ICC2/Fusion Compiler/Innovus, Familiarity with netlist verification – CLP (low power checks), design checks, linting checks etc. ...

Apple
Santa Clara, California

BS and 3+ years of relevant industry experience Experience with physical design, integration, and verification (PDV) experience on large processor and/or SoC designs Knowledge of industrial standards and practices in physical design, including floorplanning, partitioning, budgeting, place and route ...

Mindlance
Sunnyvale, California

Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback. Debug the timing/area/congestion issues and work with RTL & Physical designers to resolve the...