Apply Today!!!
We are Looking for a Physical Design Engineer to join our team
Physical Design Engineer
100% Remote
- Requirements : US Citizen
- Experience : 10yrs+
Description :
Responsible for doing all aspects of SOC Physical Design implementation. For this position, the candidate will be representing Synopsys under our Design Services organization working on physical design implementation for SOC programs our customers have contracted to Synopsys.
Some programs can be working with Synopsys team members and others can be customer augmentation with well-defined responsibilities.
The ideal candidates should be highly proficient in using all the Synopsys EDA tools / flows with little to no ramp-up time needed to make an immediate impact.
The following are the general qualifications for this position :
Synopsys Fusion Compiler / ICC2 (Synthesis, DFT insertion, Place & Route, Chip
Finishing, PT-SI STA, Timing Closure, PV (DRC / ERC / PERC / LVS / )
- Synopsys DC, DCG, DC TOPO
- Synopsys Flow Development & SOC implementation methodologies that will be
deployed and used by our Synopsys customer Physical Design Implementation team
members
o Familiar with Synopsys Lynx a plus
- RTL Hand-over experience a plus
- Experience with top-level floor planning, bump-maps, RDL IO Pad / Ring
creation / verification, power grid creation / verification, hierarchal
floor planning / partitioning
- Familiar with UPF flows for multi-voltage power domains with turn on / turn off using
- Solid experience with full SOC clocking methodologies (H-Tree, Structure Clocking,
MS CTS for Top / Blocks with push / down & bottoms up approaches
Highly proficient with SDC STA constraints development driving back-end tools for
blocks and full-chip sign-off
o Ability to define sign-off requirements / margins based on Foundry technology
requirements a plus
- DFT experience with compression, scan, TDF, and MEMBIST a plus
- Synopsys Formality for formal verification (RTL to Gate, Gate-to-Gate) & Formality
ECO flows
Familiar with UPF flows & methodologies for multi-voltage power domains with turn
on / turn off using UPF
- Synopsys ICV for PV (Physical Verification DRC / ERC / LVS / PERC)
- Ansys Redhawk SC (For IR analysis for static, dynamic, & EMIR )
- Experience in PD implementation / design closure on complex IP Sub-Systems such as
PCIe, USB, MIPI, DDR, & HBM a plus
- Experience with GlobalFoundries, TSMC, & Samsung technology nodes a plus
- Consultants should have a solid track record on execution delivering to high-quality
standards to tape-out
The consultant needs to work well with cross-functional team members both within Synopsys and with our customers to meet their SOC development objectives.
Sr. ASIC Physical Design Methodology/CAD Engineer (Silicon Engineering)
ASIC PHYSICAL DESIGN METHODOLOGY/CAD ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation)...
ASIC Physical Design, Sr Engineer
The Digital Implementation team is seeking a highly motivated and innovative engineer who be part of the timing team working on timing flows, constraints, analysis & debug of timing issues that will enable physical design activities and will be responsible for physical design implementation of the M...
Principal SOC/ASIC Physical Design Engineer (Silicon Engineering)
PRINCIPAL SOC/ASIC PHYSICAL DESIGN ENGINEER (SILICON ENGINEERING). We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). ...
Physical Design Engineer Intern
The Physical Design intern will support the physical design team with all aspects of physical design implementation and verification of Ambarella’s cutting edge SoC for sub-nm technology node. The Physical Design Intern will support the following areas within the physical design team; floor-planning...
Physical Design Engineer
ASIC design and design constraints level synthesis, placeand route, timing closure. HardwareDesign Engineer, your main responsibilities will include:. Solidunderstanding of physical design flows. Physical implementation(floor planning, placement, CTS, routing). ...
Senior Physical Design Methodology Engineer
Minimum 5 years experience in Physical Design Engineering. Strong background with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Developing physical design methodologies for implementation of graphics processors and SOCs. Key responsibility includes develo...
Core Engineering- Hardware - Silicon Physical Design Engineer III Silicon Physical Design Engineer III
Design, develop, support and maintain operating system and associated software products acquired or developed to service our customers. ...
CPU Physical Design Engineer
As a CPU Physical Design Engineer you will drive or participate in the following: - Drive RTL-to-GDS design convergence through logic synthesis and place-and-route tools targeting ambitious PPA goals - Will be responsible for block-level physical design delivery along with closure of backend flows, ...
Sr. Physical Design Engineer, Annapurna Labs
We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs. Work with RTL/logic designers to drive architectural feasibility studies, explore power-performance-area tradeoffs for phy...
Physical Security Design Engineer
Physical Security Engineer will be responsible for high level configuration and integration of access control and IP/analog surveillance systems. They will also have strong knowledge of all Physical Security systems A3 works with and will be asked to serve as both an escalation point for installatio...