Join to apply for the Staff Engineer, Design Verification role at Samsung Semiconductor
Please Note
To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.
Advancing the Worlds Technology Together
Our technology solutions power the tools you use every day including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, youll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of whats possible and powering the future.
We believe innovation and growth are driven by an inclusive culture and a diverse workforce. Were dedicated to empowering people to be their true selves. Together, were building a better tomorrow for our employees, customers, partners, and communities.
The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI / ML workloads. Our team is committed to designing and developing scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance.
Location : Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy.
What Youll Do
What You Bring
What We Offer
The pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend on a number of factorsincluding the roles function and location, as well as the individuals knowledge, skills, experience, education, and training.
Base Pay Range : $157,000$243,000 USD
Equal Opportunity Employment Policy
Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.
#J-18808-Ljbffr
Design Verification Engineer • San Jose, CA, United States