Search jobs > Beaverton, OR > Physical design engineer

Physical Design Engineer

Apple
Beaverton, OR, United States
Full-time

Summary

Posted : May 9, 2024

Weekly Hours : 40

Role Number : 200447413

At Apple we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet?

Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer.

As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.

In this role, we will be at the center of a PHY design effort working with architecture, CAD, timing, and logic design teams, with a critical impact on delivering outstanding PHY designs.

You will be required to do physical designs of outstanding PHY design.

Description

As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII.

Your responsibilities include but are not limited to : Generate block / chip level static timing constraints. Build full chip floor-plan including pin placement, partitions and power grid.

Develop and validate high performance low power clock network guidelines. Perform block level place and route and close the design to meet timing, area and power constraints.

Generate and Implement ECOs to fix timing, noise and EM IR violations. Run Physical Design verification flow at chip / block level and provide guidelines to fix LVS / DRC violations to other designers.

Participate in establishing CAD and physical design methodologies for correct by construction designs. Assist in flow development for chip integration.

Key Qualifications

  • The ideal candidate will have deep design experience in high PHY and / or SOC designs
  • Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route
  • Experience in developing and implementing Power-grid and Clock specifications
  • Strong understanding of all aspects of Physical construction, Integration and Physical Verification
  • Shown Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes Power user of industry standard Physical Design & Synthesis tools
  • Deep Understanding of scripting languages such as Perl / Tcl, solid understanding of Extraction and STA methodology and tools
  • Deep Understanding of Physical Design Verification methodology to debug LVS / DRC issues at chip / block level

Education & Experience

Bachelors of Science in Electrical Engineering and 10+ years experience preferred.

Additional Requirements

More

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

Learn more about your EEO rights as an applicant.

4 days ago
Related jobs
Promoted
Apple
Beaverton, Oregon

Work with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution. Join us to help deliver the next groundbreaking Apple p...

Microsoft
Hillsboro, Oregon

Excellent communication skills will be needed to coordinate with RTL, Design for Test (DFT) Computer Aided Design (CAD) and SoC physical design teams. Senior Physical Design Engineer. OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ year...

Promoted
Apple
Beaverton, Oregon

In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology. Work with Physical Design team, highlighting issues and best practices. Familiar with all aspect...

Apple
Beaverton, Oregon

The ideal candidate will have deep design experience in high PHY and/or SOC designs- Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route- Experience in developing and implementing Power-grid and Clock speci...

Promoted
Apple
Beaverton, Oregon

As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and un...

NVIDIA
Hillsboro, Oregon

We are now looking for a Logic Design Engineer with Physical Design background!. Physical design expertise including hands-on synthesis experience and in-depth knowledge of industry standard physical design tools is required. As a member of our core CPU team, you'll be a liaison between Lo...

Apple
Beaverton, Oregon

Work with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution. Join us to help deliver the next groundbreaking Apple p...

Square
Hillsboro, Oregon

As a senior ASIC Physical Design Engineer, you will work closely with other digital designers and mixed signal designers to develop the next generation of mining ASIC. Our organization operates as a flat meritocracy, this role’s title is ASIC Physical Design Engineer, but other companies might call ...

NVIDIA
Hillsboro, Oregon
Remote

We are now looking for a motivated Physical Design and Timing Engineer to join our dynamic and growing team. Drive physical design and timing of high-frequency and low-power CPUs, GPUs, SoCs at block level, cluster level, and/or full chip level. Expertise in physical design and optimization e. BS (o...

Apple
Beaverton, Oregon

In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology. Work with Physical Design team, highlighting issues and best practices. Familiar with all aspect...