Active Secret Clerance
This is a key, high impact role in the organization to ensure robust quality and delivery of communication products for National Security.
Skills / Experience :
- Bachelors Degree in Electrical Engineering or equivalent degree, and minimum 4 years of prior relevant experience (or Masters Degree plus 2 years of prior relevant experience) developing, implementing, and verification of high-performance communications / networking ASIC / FPGA products.
- Experience mapping algorithms and standards (Ethernet, TCP / IP, AXI) to hardware and architecture / system design tradeoffs.
- Proficient in VHDL design process and FPGA flow
- Knowledge of Ethernet, TCP / IP protocols
- Strong logic / board debug, and analytical skills.
- Excellent written, verbal, and presentation skills.
A PLUS for prior experience with :
High Level Synthesis (HLS) with Vivado,Embedded SW C++ (OOP) and System Verilog Assertions (SVA)Knowledge of high-speed protocols (PCIe, TCP / IP, Ethernet)VHDL Experience is required for all candidates to be considered.Looking for mid-senior level folksProficient in VHDL >5 yrs, Xilinx FPGA design EDA- Vivado
Must have done hands on multiple complex designs arch / design / verification / Synthesis / STABig PlusWorking with Ethernet protocol (not just instantiating the IP) Is a big plus.Mentor EDA CDC / Lint / AC / RDCRequired Skills :
Derive engineering specifications from system requirements and develop detailed architectureExecute design (RTL AND / OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint)Generate test plansPerform module level verification, synthesis / STA, Lab debug, SW driven validation on Linux based SOC evaluation boardsSilicon / FPGA bring up, characterization and production ramp / support / collateralDesired Skills :
Prior experience in Aerospace / DefenseExperience in C++ (OOP)Experience in Xilinx MPSOC design with writing / debugging with SDKs, BSPs on bare metal / PetaLinux OS.Experience with High level synthesis (Xilinx Vivado HLS, AND / OR Mentor Calypto).Experience with Universal Verification Mythology (UVM)Experience with project leadership and EVMDegree Requirements :
Bachelors Degree in Electrical Engineering or equivalent degree, and minimum 4 years of prior relevant experience (or Masters Degree plus 2 years of prior relevant experience) developing, implementing, and verification of high-performance communications / networking ASIC / FPGA products.