Talent.com
Design Verification Engineer
Design Verification EngineerApple • San Francisco, CA, United States
Design Verification Engineer

Design Verification Engineer

Apple • San Francisco, CA, United States
2 days ago
Job type
  • Full-time
Job description

Role Number : 200627018-3401

Summary

At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers daily.

This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to : establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

Description

In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. A mindset to break the design is highly desirable.

Furthermore, you will learn to develop verification plans for all features under your care, implement verification plans, including design bring-up, DV environment bring- up, regression enabling all features under your care, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage. You will also be expected to make use of LLM and related technologies to achieve efficient execution and improved quality.

Minimum Qualifications

  • BS degree in technical subject area with minimum 3 years of proven experience or equivalent

Preferred Qualifications

Strong knowledge of OOP, SystemVerilog and UVM

Strong knowledge in developing scalable and portable test-benches

Proven experience with verification methodologies and tools such as simulators, waveform viewer, build and run automation, coverage collection, gate level simulations

Some working experience using LLMs for efficiency and quality

Experience with power-aware (UPF) or similar verification methodology

Knowledge of one of the scripting languages such as Python, Perl, TCL

Some experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required

Knowledge of formal verification methodology is a plus but not required

Knowledge of emulation for verification technologies is a plus but not required

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $147,400 and $272,100, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including : Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits. ()

Note : Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant () .

Create a job alert for this search

Design Verification Engineer • San Francisco, CA, United States

Related jobs
Design Verification Engineer

Design Verification Engineer

Openai • San Francisco, CA, United States
Full-time
OpenAI's Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-na...Show more
Last updated: 1 day ago • Promoted
Design Verification Engineer

Design Verification Engineer

Bayone • San Jose, CA, United States
Full-time
We have 1 opening in Austin and another opening in either San Jose or San Diego.NO H1B or anyone that will need a H1B Sponsorship. Open to 1099 or C2C, but candidate must be a direct 1 : 1 with your f...Show more
Last updated: 2 days ago • Promoted
Design Verification Engineer

Design Verification Engineer

Kasmo Global • Milpitas, CA, United States
Full-time
Title : Design Verification Engineer.Define and implement IP / SoC verification plans, build verification test benches to enable IP / sub-system / SoC level verification. Develop functional tests based on ...Show more
Last updated: 2 days ago • Promoted
Design Verification Engineer

Design Verification Engineer

Baidu • Sunnyvale, CA, United States
Full-time
Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class tea...Show more
Last updated: 30+ days ago • Promoted
Senior Design Verification Engineer in Burlingame

Senior Design Verification Engineer in Burlingame

Energy Jobline ZR • Burlingame, CA, United States
Full-time
Energy Jobline is the largest and fastest growing global Energy Job Board and Energy Hub.We have an audience reach of over 7 million energy professionals, 400,000+ monthly advertised global energy ...Show more
Last updated: 1 day ago • Promoted
Senior Design Verification Engineer

Senior Design Verification Engineer

Jobot • Sunnyvale, CA, US
Full-time
This Jobot Job is hosted by : Holly Leahy.Are you a fit? Easy Apply now by clicking the "Apply Now" buttonand sending us your resume. Salary : $150,000 - $200,000 per year.We are seeking a d...Show more
Last updated: 20 days ago • Promoted
Verification and Validation Engineer / Senior V&V Engineer

Verification and Validation Engineer / Senior V&V Engineer

Bayside Solutions • San Mateo County, CA, US
Full-time +1
Verification and Validation Engineer / Senior V&V Engineer.Conduct design verification and validation testing for product development activities. Support all technical aspects of the product and i...Show more
Last updated: 30+ days ago • Promoted
Design Verification Engineer

Design Verification Engineer

Mythic, Inc. • Palo Alto, CA, United States
Full-time
We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to l...Show more
Last updated: 28 days ago • Promoted
Senior Design Verification Engineer

Senior Design Verification Engineer

Microsoft Corporation • Mountain View, CA, United States
Permanent
Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" ...Show more
Last updated: 2 days ago • Promoted
Formal Design Verification Engineer

Formal Design Verification Engineer

ACL Digital • San Jose, CA, US
Full-time
We are looking for candidates with most recent hands-on experience in formal verification.Minimum of 3yrs experience (most recent experience in formal verification) & NOT looking for anyone wit...Show more
Last updated: 20 days ago • Promoted
Senior Quality R&D Design Engineer, Med Device, Design Controls

Senior Quality R&D Design Engineer, Med Device, Design Controls

Eliassen Group • Redwood City, CA, US
Temporary
Senior Quality R&D Design Engineer - Design Controls, Risk Management.BUSINESS PROBLEM, CONTEXT & INITIATIVE DESCRIPTION. Our client is a privately held medical device company based in North...Show more
Last updated: 1 day ago • Promoted
Design Verification Engineer

Design Verification Engineer

Lumicity • San Francisco, CA, United States
Temporary
Design Verification Engineer – Semiconductor Startup (Contract, Hybrid – Bay Area).Hybrid (Weekly Onsite in Santa Clara). Lumicity is partnering with a mid‑stage semiconductor startup developing cut...Show more
Last updated: 2 days ago • Promoted
Design Verification Engineer

Design Verification Engineer

Veear • Sunnyvale, CA, United States
Full-time
Verilog, SystemVerilog, C / C++ based verification and UVM methodology.IP / sub-system and / or SoC level verification based on SystemVerilog UVM / OVM based methodologies. Experience in one or more of the ...Show more
Last updated: 1 day ago • Promoted
Verification Validation Engineer, Medical Device

Verification Validation Engineer, Medical Device

SciPro • Hayward, CA, US
Full-time
This is not a software role • • •.The focus will be mechanical / medical device testing and V&V protocols through simulated use studies in partnership with surgeons. Design Verification & Valid...Show more
Last updated: 30+ days ago • Promoted
Design Verification Engineer

Design Verification Engineer

Nextgentechinc • San Jose, CA, United States
Full-time +1
Design Verification Engineer in San Jose, CA : .Job Duration : 40 Hours / Week, Permanent position, Full time.Collaborate with design and development teams to understand product requirements and speci...Show more
Last updated: 27 days ago • Promoted
Senior Design Verification Engineer

Senior Design Verification Engineer

quadric.io • Burlingame, CA, United States
Full-time
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...Show more
Last updated: 2 days ago • Promoted
Design Verification Engineer

Design Verification Engineer

Tekfortune Inc • San Francisco, CA, United States
Permanent
Tekfortune is a fast-growing consulting firm specialized in permanent, contract & project-based staffing services for world's leading organizations in a broad range of industries.In this quickly ch...Show more
Last updated: 30+ days ago • Promoted
Design Verification Engineer

Design Verification Engineer

OpenAI • San Francisco, CA, United States
Full-time
OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-na...Show more
Last updated: 5 days ago • Promoted