Talent.com
Design Verification Engineer
Design Verification EngineerBayone • San Jose, CA, United States
Design Verification Engineer

Design Verification Engineer

Bayone • San Jose, CA, United States
2 days ago
Job type
  • Full-time
Job description

We have 1 opening in Austin and another opening in either San Jose or San Diego.

  • Hybrid 3 to 4 day per week

Reminder

NO H1B or anyone that will need a H1B Sponsorship

Open to 1099 or C2C, but candidate must be a direct 1 : 1 with your firm.

  • Candidate local to the San Jose market. (Top 2 candidates only per supplier only)
  • Current state-of-the-art testbench development such as UVM methodology
  • Experience in design verification with UVM and SystemVerilog is a MUST
  • Technical Description :

    As a Design Verification Engineer you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems. Responsibilities

  • Triage regression failures and make testbench updates
  • Debug functional errors in RTL model using simulation and debug tools.
  • Maintain efficient and clean regression status
  • Develop Scalable SystemVerilog / UVM testbenches for unit level and / or Cluster level verification.
  • Review Architecture and Micro-Architecture specifications.
  • Closely work with Architects and RTL designers.
  • Define, maintain and execute unit level and / or Cluster level verification testplans.
  • Generate and run Testcases on logic simulation models.
  • Code Functional coverage models and System Verilog assertions.
  • Drive Functional Coverage and Code coverage to closure.
  • Integrate C++ reference model into Scoreboards
  • Requirements

  • 5-15 year's industry experience in a design verification role.
  • Proficient in System Verilog / UVM / OVM, OOP / C++
  • Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
  • Experience with code coverage and functional coverage driven verification methodology.
  • Experience in creating, running and debugging of SystemVerilog / UVM constraint-random Testbench.
  • Excellent working knowledge of scripting languages such as Python or Perl.
  • Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
  • Strong functional verification experience including Test planning, Testbench Architecture, Test / Coverage Model / Assertion Development.
  • Strong debugging skills
  • Strong programming skills with good understanding of algorithms and data structures
  • Good verbal and written communication skills.
  • Create a job alert for this search

    Design Verification Engineer • San Jose, CA, United States

    Related jobs
    Design Verification Engineer

    Design Verification Engineer

    Openai • San Francisco, CA, United States
    Full-time
    OpenAI's Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-na...Show more
    Last updated: 1 day ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Kasmo Global • Milpitas, CA, United States
    Full-time
    Title : Design Verification Engineer.Define and implement IP / SoC verification plans, build verification test benches to enable IP / sub-system / SoC level verification. Develop functional tests based on ...Show more
    Last updated: 2 days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Baidu • Sunnyvale, CA, United States
    Full-time
    Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class tea...Show more
    Last updated: 30+ days ago • Promoted
    Senior Design Verification Engineer in Burlingame

    Senior Design Verification Engineer in Burlingame

    Energy Jobline ZR • Burlingame, CA, United States
    Full-time
    Energy Jobline is the largest and fastest growing global Energy Job Board and Energy Hub.We have an audience reach of over 7 million energy professionals, 400,000+ monthly advertised global energy ...Show more
    Last updated: 1 day ago • Promoted
    Senior Design Verification Engineer

    Senior Design Verification Engineer

    Jobot • Sunnyvale, CA, US
    Full-time
    This Jobot Job is hosted by : Holly Leahy.Are you a fit? Easy Apply now by clicking the "Apply Now" buttonand sending us your resume. Salary : $150,000 - $200,000 per year.We are seeking a d...Show more
    Last updated: 20 days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Mythic, Inc. • Palo Alto, CA, United States
    Full-time
    We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to l...Show more
    Last updated: 28 days ago • Promoted
    Senior Design Verification Engineer

    Senior Design Verification Engineer

    Microsoft Corporation • Mountain View, CA, United States
    Permanent
    Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" ...Show more
    Last updated: 2 days ago • Promoted
    Design Verification Engineer - Interface IP

    Design Verification Engineer - Interface IP

    Etched • San Jose, CA, United States
    Full-time
    Etched is building AI chips that are hard-coded for individual model architectures.Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower laten...Show more
    Last updated: 15 hours ago • Promoted • New!
    Design Verification Engineer

    Design Verification Engineer

    Lumicity • San Francisco, CA, United States
    Temporary
    Design Verification Engineer – Semiconductor Startup (Contract, Hybrid – Bay Area).Hybrid (Weekly Onsite in Santa Clara). Lumicity is partnering with a mid‑stage semiconductor startup developing cut...Show more
    Last updated: 2 days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Veear • Sunnyvale, CA, United States
    Full-time
    Verilog, SystemVerilog, C / C++ based verification and UVM methodology.IP / sub-system and / or SoC level verification based on SystemVerilog UVM / OVM based methodologies. Experience in one or more of the ...Show more
    Last updated: 2 days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Apple • San Francisco, CA, United States
    Full-time
    At Apple, we work every single day to craft products that enrich people’s lives.Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an out...Show more
    Last updated: 2 days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Nextgentechinc • San Jose, CA, United States
    Full-time +1
    Design Verification Engineer in San Jose, CA : .Job Duration : 40 Hours / Week, Permanent position, Full time.Collaborate with design and development teams to understand product requirements and speci...Show more
    Last updated: 27 days ago • Promoted
    Senior Design Verification Engineer

    Senior Design Verification Engineer

    quadric.io • Burlingame, CA, United States
    Full-time
    Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...Show more
    Last updated: 2 days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    DBSI Services, Inc. • Milpitas, CA, United States
    Full-time
    Job Title : Design Verification Engineer.Job Location : Milpitas, CA(Onsite).We are seeking a Design Verification Engineer. The role is technical, hands-on, in charge of the verification environment f...Show more
    Last updated: 30+ days ago • Promoted
    SoC Design Verification Engineer

    SoC Design Verification Engineer

    Apple • Sunnyvale, CA, United States
    Full-time
    Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple’s Silicon Engineering Group has embarked upon...Show more
    Last updated: 2 days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Tekfortune Inc • San Francisco, CA, United States
    Permanent
    Tekfortune is a fast-growing consulting firm specialized in permanent, contract & project-based staffing services for world's leading organizations in a broad range of industries.In this quickly ch...Show more
    Last updated: 30+ days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Arrow Electronics • Mountain View, CA, United States
    Full-time
    Responsible for architecting Verification Environment for ASIC SoC and providing verification support from defining verification plan to multi-million gate product tapeout & for Test design and dev...Show more
    Last updated: 30+ days ago • Promoted
    Design Verification Engineer

    Design Verification Engineer

    OpenAI • San Francisco, CA, United States
    Full-time
    OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-na...Show more
    Last updated: 5 days ago • Promoted