Design Verification Engineer
Summary
Posted : Dec 5, 2022
Role Number : 200294300
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet?
Do you like changing the game? We have an opportunity for a transformative and unusually talented design verification engineer.
As a member of our multifaceted group, you will have the rare and exciting opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day.
Do your life's best work here at Apple! This role is for a DV engineer who will enable bug-free first silicon for the IP designs.
The responsibilities include all phases of pre-silicon verification including but not limited to : establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
Key Qualifications
- Good proven understanding of System Verilog test-bench language and UVM
- Validated experience developing scalable and portable test-benches
- Shown experience with verification methodologies and tools such as simulators, waveform viewers, build / run automation, coverage collection, gate level simulations
- Experience with IP verification methodology
- In lieu of UVM knowledge, C / C++ knowledge
- Significant experience with DDR PHY / Controller and / or High Speed SerDes
- Deep knowledge of one of the scripting languages : Python, Perl, TCL
- Knowledge of formal verification methodology a plus
- Knowledge of UPF definitely a plus
Description
In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to the following : Develop detailed test and coverage plans based on the micro-architecture.
Develop verification methodology suitable for the IP, ensuring scalable and portable environment. Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage.
Develop verification plans for all features under your care. Implement verification plans, including design bring-up, DV environment bring-up, regression enabling for all features under your care, debug of the test failures.
Develop block, IP and SoC level test-benches. Track and report DV progress using a variety of metrics, including bugs and coverage.
Develop IP simulation environment, and work closely with analog team to ensure overall bug-free IP designs.
Education & Experience
BS degree in technical subject area with minimum 10 years of proven experience. Apple is an Equal Opportunity Employer that is committed to inclusion and diversity.
We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.
Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Additional Requirements
Additional Requirements
Sr. Digital Design Verification Engineer
Duties and Responsibilities: Develop verification and test plans Develop UVM Agents for proprietary buses Instantiate VIPs for industry standard buses Work in both block-level/chip-level UVM testbench environment Work with RTL designers to resolve simulation issues Implement cover groups according t...
Lead Digital Design Verification Engineer - UVM (76931)
Job Title: ASIC/FPGA Verification Engineer - UVMJob Location: Cambridge MA 02139 (remote work is available)Onsite Requirements: UVM System Verilog FPGA/ASICJob Description:The Client is seeking a motivated and experienced Senior Verification Engineer to tackle novel verification challenges in FPGAs...
FPGA Design Verification Engineer
As a Cyber FPGA Design Verification engineer, you'll be a member of a cross functional team responsible for product design from system architecture & requirements allocation through product release and production of cost-sensitive secure products. Requires a Bachelor's degree in Electrical or Comput...
Lead Digital Design Verification Engineer - UVM (76931)
The Client is seeking a motivated and experienced Senior Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. ASIC/FPGA Verification Engineer - UVM. In this role, you will apply modern verification strategies to complex digital and mixed-signal designs in the areas of em...
FPGA Design Verification Engineer
The Teradyne Hardware Engineering team is looking for a highly-motivated, energetic, technically driven Semiconductor Engineer to focus on digital FPGA design verification for products within the . Do functional verification cycle of Next Generation Automatic Test Equipment (ATE) instrument design v...
Staff Design Verification Engineer (Boston and Mountain View)
Staff Design Verification Engineer. As a Design Verification Engineer at Lightmatter, you will find yourself at the heart of a dynamic, interdisciplinary team. Your responsibilities will include working alongside photonic and analog designers, gaining a deep understanding of their innovative designs...
FPGA Design & Verification Engineer
As an FPGA Design and Verification Engineer, your role entails:. Creating testbenches and executing verification plans to ensure the accuracy of designs. Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, Computer Science, or a related field. Familiarity with advanced ver...
FPGA Design Verification Engineer
As a Cyber FPGA Design Verification engineer, you’ll be a member of a cross functional team responsible for product design from system architecture & requirements allocation through product release and production of cost-sensitive secure products. Requires a Bachelor’s degree in Electrical or Comput...
Design Verification Engineer - FPGA - (Sign-on Bonus)
BAE is looking for experienced senior level FPGA Design Verification Engineers who can plan, architect, and develop verification environments. Candidates will be given the opportunity to lead teams, mentor junior engineers, and contribute to the evolution of the company's verification processes and ...
FPGA Design Verification Engineer
As a Cyber FPGA Design Verification engineer, youll be a member of a cross functional team responsible for product design from system architecture & requirements allocation through product release and production of cost-sensitive secure products. FPGA Design Verification Engineer. Requires a Bachelo...