Talent.com
Design Verification Engineer

Design Verification Engineer

IntelliswiftMenlo Park, CA, United States
15 hours ago
Job type
  • Full-time
Job description

Responsibilities

  • Testbench development - System Verilog UVM and C tests
  • Integration / development of C tests / APIs and SW build flow
  • Integration / development of UVM mailboxes and HW / SW communication components
  • Integration of lower level UVM testbenches
  • Test plan development
  • Power Aware testbench development and simulations
  • Seamless porting between simulation / emulation / prototyping platforms
  • Regression setup and debug for RTL / Gate Level Netlist / UPF PA sim / Emulation / Proto
  • Coverage collection and closure
  • Working with cross functional teams (DV / Arch / Design / FW) to identify coverage scope

Minimum Qualifications

  • 2-3 year of experience in RTL Design and Verification area of which 2+ years of experience in SoC Design Verification and HW / SW verification or o Master Degree in relevant subject and 1 year of internship and / or verification or design specific projects
  • Knowledge of System Verilog UVM and vertical testbench integration
  • Knowledge of low level HW / SW interaction and debug
  • Basic Knowledge of multi CPU and debug architectures
  • Some Experience with development of fully automated flows
  • Preferred Qualifications

  • Experience with low level SW debug - disasm, Tarmac, trace
  • Experience with RISC-V architecture
  • Experience with coresight architecture
  • Experience with embedded SW low level concepts and debug - Tarmac, ROM, RAM, linkers, elf, disasm, code sections, cache, security
  • Experience with coverage merging across simulation and emulation
  • Experience with Power Aware and Gate Level Netlist in Emulation
  • Experience with development of fully automated flows
  • Experience with Gate Level Simulations
  • Python Scripting
  • Additional Job Details

  • 1 - C Programming Language (P3 - Advanced)
  • 2 - C++ Programming Language (P3 - Advanced)
  • 3 - PERL Scripting (P3 - Advanced)
  • Primary Skill : Python

    #J-18808-Ljbffr

    Create a job alert for this search

    Design Verification Engineer • Menlo Park, CA, United States

    Related jobs
    • Promoted
    Senior Design Verification Engineer

    Senior Design Verification Engineer

    Mirafra TechnologiesSan Jose, CA, US
    Full-time
    Job Requirements are as below : .Architect block and full-chip verification environments using HVLs and constrained random. SOCs with embedded CPUs and mixed signal interfaces.Requires UVM, System Ver...Show moreLast updated: 2 days ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    BayoneSan Jose, CA, United States
    Full-time
    We have 1 opening in Austin and another opening in either San Jose or San Diego.NO H1B or anyone that will need a H1B Sponsorship. Open to 1099 or C2C, but candidate must be a direct 1 : 1 with your f...Show moreLast updated: 5 days ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Kasmo GlobalMilpitas, CA, United States
    Full-time
    Title : Design Verification Engineer.Define and implement IP / SoC verification plans, build verification test benches to enable IP / sub-system / SoC level verification. Develop functional tests based on ...Show moreLast updated: 5 days ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    BaiduSunnyvale, CA, United States
    Full-time
    Do you want to be part of the AI revolution? Do you want to think out of the box, thriving on challenges in AI industry and have the desire to solve them? Do you want to work with a world-class tea...Show moreLast updated: 30+ days ago
    • Promoted
    Verification and Validation Engineer / Senior V&V Engineer

    Verification and Validation Engineer / Senior V&V Engineer

    Bayside SolutionsSan Mateo County, CA, US
    Full-time +1
    Verification and Validation Engineer / Senior V&V Engineer.Conduct design verification and validation testing for product development activities. Support all technical aspects of the product and i...Show moreLast updated: 30+ days ago
    • Promoted
    • New!
    Design Verification Engineer

    Design Verification Engineer

    QuEST GlobalPalo Alto, CA, United States
    Full-time
    Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the co...Show moreLast updated: 15 hours ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Mythic, Inc.Palo Alto, CA, United States
    Full-time
    We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to l...Show moreLast updated: 30+ days ago
    • Promoted
    Staff Quality Engineer, Design Quality

    Staff Quality Engineer, Design Quality

    Calyxo, Inc.Pleasanton, CA, United States
    Full-time
    The company was founded in 2016 to address the profound need for improved kidney stone treatment.Kidney stone disease is a common, painful condition that consumes vast amounts of healthcare resourc...Show moreLast updated: 8 days ago
    • Promoted
    Senior Quality R&D Design Engineer, Med Device, Design Controls

    Senior Quality R&D Design Engineer, Med Device, Design Controls

    Eliassen GroupRedwood City, CA, US
    Temporary
    Senior Quality R&D Design Engineer - Design Controls, Risk Management.BUSINESS PROBLEM, CONTEXT & INITIATIVE DESCRIPTION. Our client is a privately held medical device company based in North...Show moreLast updated: 4 days ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    AppleCupertino, CA, United States
    Full-time
    Does making the next great technology product excite you? Imagine what you could do here.At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quick...Show moreLast updated: 5 days ago
    • Promoted
    • New!
    Design Verification Engineer

    Design Verification Engineer

    Capgemini EngineeringSanta Clara, CA, United States
    Full-time
    Get AI-powered advice on this job and more exclusive features.Direct message the job poster from Capgemini Engineering.About the Job You're Considering. Join a collaborative and forward-thinking tea...Show moreLast updated: 15 hours ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    NextgentechincSan Jose, CA, United States
    Full-time +1
    Design Verification Engineer in San Jose, CA : .Job Duration : 40 Hours / Week, Permanent position, Full time.Collaborate with design and development teams to understand product requirements and speci...Show moreLast updated: 30+ days ago
    • Promoted
    Senior Design Verification Engineer

    Senior Design Verification Engineer

    quadric.ioBurlingame, CA, United States
    Full-time
    Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...Show moreLast updated: 5 days ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    Tekfortune IncSan Francisco, CA, United States
    Permanent
    Tekfortune is a fast-growing consulting firm specialized in permanent, contract & project-based staffing services for world's leading organizations in a broad range of industries.In this quickly ch...Show moreLast updated: 30+ days ago
    • Promoted
    Senior FPGA Verification Engineer

    Senior FPGA Verification Engineer

    Planet Labs PBCSan Francisco, CA, United States
    Full-time
    We believe in using space to help life on Earth.Planet designs, builds, and operates the largest constellation of imaging satellites in history. This constellation delivers an unprecedented dataset ...Show moreLast updated: 30+ days ago
    • Promoted
    Verification Validation Engineer, Medical Device

    Verification Validation Engineer, Medical Device

    SciProSan Mateo, CA, US
    Full-time
    This is not a software role • • •.The focus will be mechanical / medical device testing and V&V protocols through simulated use studies in partnership with surgeons. Design Verification & Valid...Show moreLast updated: 30+ days ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    OpenAISan Francisco, CA, United States
    Full-time
    OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-na...Show moreLast updated: 8 days ago
    • Promoted
    Design Verification Engineer

    Design Verification Engineer

    EDA CAREERS, (Technology Futures Inc).San Francisco, California, US
    Full-time
    Get AI-powered advice on this job and more exclusive features.Interested in this role You can find all the relevant information in the description below. Direct message the job poster from EDA CAREE...Show moreLast updated: 1 day ago