Process development engineer Jobs in Austin, TX

Annapurna Labs builds high-performance hardware and software solutions used in AWS data centers globally. We’re looking for a FPGA development engineer with a focus on building accelerator services. As a FPGA Development Engineer, you will be responsible for delivering design, development, and deployment of FPGA based accelerators . A successful candidate will have an established background in developing customer-facing experiences, a strong technical ability, excellent project skills, great communication skills, and a motivation to achieve results in a fast-paced environment.

As a member of the Accelerator Systems FPGA team, you'll develop FPGA accelerator services that enable customers to run hardware acceleration on AWS. You'll gain knowledge of our data center infrastructure, including technologies like AWS F1/F2 and how they enable hardware acceleration in the cloud.

You will own large scale deployments in a continuous effort to deliver a world-class customer experience. This is a fast-paced, intellectually challenging position, and you’ll work with multiple technology areas. You’ll have high standards for yourself and everyone you work with, and you’ll be constantly looking for ways to improve our products' performance, quality and cost. We’re changing an industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today.

Key job responsibilities
- Develop RTL designs for FPGA based acceleration; including designs running on the accelerator service, designs for customer examples and internal accelerators.
- Dive deep on issues at the intersection of hardware and software. Debug and troubleshoot hardware issues and performance bottlenecks.
- Member of a team responsible for system remediation, operational excellence, and customer experience on bleeding edge FPGA accelerator products
- Implement and improve simulation (design verification) testing across the product lifecycle
- Strong skills presenting technical information verbally and in written reports.
- Responsible for the FPGA development life cycle which includes defining product features and performance benchmarks needed to meet customer requirements
- Report on status of development, quality, operations, and system performance to management
- Deliver accelerator designs as part of the SDK to external customers and FPGA developers
- Review and provide feedback on hardware architecture/design/validation/verification plans

BASIC QUALIFICATIONS

- 2+ years of non-internship design or architecture (design patterns, reliability and scaling) of new and existing systems experience
- Bachelor's degree in computer engineering or computer science
- 3+ years of experiences of RTL development using SystemVerilog, Verilog or VHDL
- 3+ years of experiences in testbench development and debugging using SystemVerilog/UVM
- Experience of FPGA development tools (AMD Vivado, Altera/Intel Quartus, etc.)
- Programming experience in scripting languages (Shell, Python, Tcl, or Lua)
- Experience with Linux environments and Git

PREFERRED QUALIFICATIONS

- Experience with AMBA protocols, for e.g. AHB/APB/AXI
- Experience with interconnect protocols, for e.g. PCIe
- Experience developing solutions for AMD and Intel SoC platforms (e.g., AMD Versal or Intel Agilex FPGA), including platform initialization, first-stage bootloader, secure boot, and Network-on-Chip (NoC) implementation
- Demonstrated experience in hardware acceleration development using FPGAs or GPUs, with hands-on expertise in C/C++/OpenCL and hardware optimization techniques
- Hands-on experience with Xilinx Vitis development environment and High-Level Synthesis (HLS)
- Experience implementing continuous integration and continuous deployment (CI/CD) practices for FPGA development workflows

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our inclusive culture empowers Amazonians to deliver the best results for our customers.