- Sacramento, CA (from $ 136,913 to $ 237,000 year)
- South Bend, IN (from $ 138,500 to $ 232,050 year)
- San Diego, CA (from $ 147,950 to $ 220,000 year)
- San Francisco, CA (from $ 147,500 to $ 220,000 year)
- San Mateo, CA (from $ 144,780 to $ 219,531 year)
- Santa Clara, CA (from $ 153,648 to $ 217,564 year)
- Sunnyvale, CA (from $ 152,250 to $ 217,500 year)
- San Jose, CA (from $ 145,486 to $ 215,000 year)
- Los Angeles, CA (from $ 140,000 to $ 214,180 year)
- El Cajon, CA (from $ 130,499 to $ 213,875 year)
- Search jobs
- USA
- asic design engineer
Asic design engineer Jobs in USA
Create a job alert for this search
Asic design engineer • usa
Senior ASIC Design Engineer
E-SpaceSaratoga, CA, USSenior ASIC Design Engineer
Ethan Alexander GroupSan Francisco, CA, US- Promoted
ASIC / RTL Design Engineer
Advanced Micro DevicesSan Jose, CA, United StatesASIC / RTL Design Engineer
US Tech SolutionsSanta Clara, CA, US- Promoted
- New!
ASIC Design Engineer, Blink / Ring ASIC Team
AmazonSan Francisco, California, United States- Promoted
ASIC Design Engineer Staff
Hewlett Packard Enterprise Development LPSunnyvale, CA, United States- Promoted
ASIC Physical Design Engineer
Efficient ComputerSan Francisco, California, United States- Promoted
ASIC Design Engineer
Apple Inc.Cupertino, CA, United StatesEngineer, ASIC Digital Design
MicronMinneapolis, Minnesota, USAPrincipal ASIC Design Engineer
Credo Semiconductor, Inc.San Jose, CA, US- Promoted
ASIC Design Verification Engineer
Spectraforce TechnologiesSan Diego, CA, United States- Promoted
Senior ASIC Design Engineer
Persimmons, Inc.San Jose, California, United States- Promoted
Senior ASIC Design Engineer
P Chappel Associates IncCA, US- Promoted
ASIC Design Verification Engineer
Cisco Systems, Inc.San Jose, CA, United States- Promoted
Senior ASIC Design Engineer
PersimmonsSan Jose, California, United States- Promoted
Sr ASIC Design Engineer
Blue OriginSan Francisco, California, United StatesASIC Digital Design Engineer
Idaho ScientificBoise, ID, USASIC Digital Design Engineer
Link Consulting ServicesGoleta, CA, US- Promoted
Principal ASIC Design Engineer
FortinetSunnyvale, CA, United StatesThe average salary range is between $ 128,729 and $ 200,607 year , with the average salary hovering around $ 161,272 year .
Related searches
Senior ASIC Design Engineer
E-SpaceSaratoga, CA, US- Full-time
Job Description
Job Description
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!
E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.
We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.
We are seeking an experienced ASIC Design Engineer to contribute to the design, development, and verification of our next-generation semiconductor products. The ideal candidate will have expertise in ARM SoC implementations, DSP algorithms, and wireless modem IP verification, with a strong background in ASIC design principles.
What you will be doing :
- Design and implement ARM-based SoC solutions for applications including 5G, IoT, etc.
- Develop and optimize DSP algorithms for ASICs, focusing on efficiency and low power consumption
- Verify wireless modem IP blocks, perform gate-level synthesis, and conduct simulations
- Collaborate with system architects to define SoC architecture, DSP specifications, and wireless modem IP requirements
- Develop RTL code for SoC components, DSP modules, and wireless modem IP
- Perform functional verification, validation, and gate-level simulations
- Work with layout engineers for efficient physical implementation
- Conduct performance analysis and optimization of designs
- Participate in design reviews and mentor junior engineers
- Stay updated with advancements in ARM architecture, DSP algorithms, wireless modem technologies, and semiconductor design
What you bring to this role :
Bonus points for the following :
This is a full time, exempt position, based out of our Saratoga office. The target base pay for this position is $140,000 - $200,000 annually. The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience.
We are redefining how satellites are designed, manufactured and used—so we’re looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that’s your experience – then we’ll be immediately wow-ed.
E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.
Why E-Space is right for you :
As a member of our team, you will play a crucial role in driving our success. Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals. In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.
We want you to make the most of your journey at E-Space. That’s why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space :