Samsung Electronics PerSan Jose, CA, United States
2 days ago
Job type
Full-time
Job description
Position Summary
Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us!
Role and Responsibilities
As a System IP Design Verification Engineer you will contribute to the functional verification of LPDDR memory controllers. This is an individual contributor role, heavily involved in hands-on project execution. A strong background in Design Verification and hands-on experience with both block-level and top-level is required to be successful in this role.
You architect and build re-usable testbenches right from scratch
You propose and drive best practices / methodologies / automation that can improve productivity
You own key features and timely execution of tasks as per milestones
You create test plans as per spec and present to various stakeholders
You work with designers to resolve any spec issues
You collaborate with designers to verify the correctness of a design feature, and resolve fails
You develop assertions, checkers, covergroups, Systemverilog constraints
You analyze and debug, root causing functional fails from regressions
You perform coverage gap analysis, identifying coverage exclusions and improving stimulus
You integrate memory models (VIP) from vendors into TB and bringup
You develop fake PHY models and bringup, and bringing up real PHY
You verify DRAM interface training, Link ECC / EDC, Command / WR / RD paths, Schedulers, DVFS, Power Down, Self-Refresh
You work with SoC team to debug functional fails during IP bringup and feature execution
You collaborate with Performance Verification teams to help with co-sim TB bringup
You help with Silicon bringup and root causing fails
You mentor junior team members, work independently, and are a team player
Skills and Qualifications
10+ years of experience with a Bachelors degree in Computer Science / Computer Engineering / relevant technical field, or 8+ years of experience with a Masters degree, or 6+ years of experience with a PhD
8+ years industry experience in a design verification role
Expert hands-on coding skills in Testbench, Stimulus, checker development & coverage closure.
Experience with System Verilog, UVM or equivalent
Experience with LPDDR5 / 5X / 6 memory model VIPs
Experience with DDR / LPDDR / HBM protocols
Experience with Git version control, Unix / Perl / Python scripting
Combined experience with coherent interconnect, caches, and LPDDR memory controllers is highly preferred
Formal verification skills will be a plus
Good written and verbal communication skills
Our Team
Our System IP team develops proprietary coherent interconnect and memory controller deployed in many high-volume products. Our team plays a key role in influencing the product roadmap for a market-leading system IP solutions. We focus on delivering system modeling capability based on optimization and use-case-driven analysis (gaming, computational photography) that enables a world-class memory subsystem.With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments.Being part of a new team of talented individuals with vastly diverse backgrounds and skill sets at a well-established global company means you have limitless room to explore, innovate, and expand role responsibilities to build technical expertise. With a big charter ahead, we get to do challenging work and solve unique problems in a highly collaborative and supportive environment. You will always be learning while helping us shape the teams culture.
Total Rewards
At Samsung SARC / ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $151,000 and $239,200. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location. This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA).Samsung employees have access to benefits including : medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.Additionally, this role might be eligible to participate in long term incentive plan and relocation.
U.S. Export Control
This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information.
Trade Secrets
By submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.#SARC #ACL
Please visit to see Privacy Policy, which defaults according to your location. You can change Country / Language at the bottom of the page. If you are European Economic Resident, please click .
Samsung Electronics America, Inc. and its subsidiaries are committed to employing a diverse workforce, and provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
#J-18808-Ljbffr
Create a job alert for this search
Design Verification Engineer • San Jose, CA, United States
Related jobs
Promoted
Design Verification Engineer
BayoneSan Jose, CA, United States
Full-time
We have 1 opening in Austin and another opening in either San Jose or San Diego.NO H1B or anyone that will need a H1B Sponsorship.
Open to 1099 or C2C, but candidate must be a direct 1 : 1 with your f...Show moreLast updated: 6 days ago
Promoted
Design Verification Engineer
IntelliswiftMenlo Park, CA, United States
Full-time
Testbench development - System Verilog UVM and C tests.Integration / development of C tests / APIs and SW build flow.Integration / development of UVM mailboxes and HW / SW communication components.Integrat...Show moreLast updated: 1 day ago
Promoted
Design Verification Engineer
Kasmo GlobalSan Francisco, CA, United States
Full-time
Title : Design Verification Engineer.Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems.Triage regression...Show moreLast updated: 30+ days ago
Promoted
Senior Design Verification Engineer
JobotSunnyvale, CA, United States
Full-time
This Jobot Job is hosted by : Holly Leahy.Are you a fit? Easy Apply now by clicking the "Apply" button and sending us your resume.
Salary : $150,000 - $200,000 per year.We are seeking a dedicated and ...Show moreLast updated: 4 days ago
Promoted
Senior Design Verification Engineer (ASIC / RTL)
Infobahn SoftworldSanta Clara, CA, United States
Full-time
Account Delivery Manager at Infobahn Softworld Inc.Experience with Verilog, System Verilog, and modern verification libraries like UVM.
ASIC design verification experience.Experience / Background wi...Show moreLast updated: 1 day ago
Promoted
Design Verification Engineer
QuEST GlobalPalo Alto, CA, United States
Full-time
Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise.
By bringing together technologies and industries, alongside the co...Show moreLast updated: 1 day ago
Promoted
Sr Design Verification Engineer
DBSIMilpitas, CA, United States
Full-time
Sr Design Verification Engineer.Primary Responsibilities Include : .Responsible for all aspects of verification methodology employed and for ensuring the application of uniform standards and adoption...Show moreLast updated: 1 day ago
Promoted
Design Verification Engineer
Mythic, Inc.Palo Alto, CA, United States
Full-time
We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to l...Show moreLast updated: 30+ days ago
Samsung Electronics PerúSan Jose, CA, United States
Full-time
Position Summary • •Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all.At Samsung A...Show moreLast updated: 30+ days ago
Promoted
New!
Senior Design Verification Engineer
YochanaSan Jose, CA, US
Full-time
Job Title : Design Verification Engineer.Location : San Jose, CA (Onsite).Design Verification expertise in.System Verilog / UVM Unit / Module level Verification.
Strong background in developing.Test Plan...Show moreLast updated: 18 hours ago
Promoted
Design Verification Engineer
Capgemini EngineeringSanta Clara, CA, United States
Full-time
Get AI-powered advice on this job and more exclusive features.Direct message the job poster from Capgemini Engineering.About the Job You're Considering.
Join a collaborative and forward-thinking tea...Show moreLast updated: 1 day ago
Promoted
Design Verification Engineer, Senior Staff
d-MatrixSanta Clara, CA, United States
Full-time
AI to power the transformation of technology.We are at the forefront of software and hardware innovation, pushing the boundaries of what is possible.
We value humility and believe in direct communic...Show moreLast updated: 30+ days ago
Promoted
Senior Design Verification Engineer
quadric.ioBurlingame, CA, United States
Full-time
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...Show moreLast updated: 6 days ago
Promoted
New!
PHY Design Verification Engineer
California Staffing ServiceSan Francisco, CA, United States
Full-time
Wireless SoC Design Verification Engineer.Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon ...Show moreLast updated: 16 hours ago
Promoted
Design Verification Engineer
NextgentechincSan Jose, CA, United States
Full-time +1
Design Verification Engineer in San Jose, CA : .Job Duration : 40 Hours / Week, Permanent position, Full time.Collaborate with design and development teams to understand product requirements and speci...Show moreLast updated: 30+ days ago
Promoted
Design Verification Engineer
Tekfortune IncSan Francisco, CA, United States
Permanent
Tekfortune is a fast-growing consulting firm specialized in permanent, contract & project-based staffing services for world's leading organizations in a broad range of industries.In this quickly ch...Show moreLast updated: 30+ days ago
Promoted
Design Verification Engineer
OpenAISan Francisco, CA, United States
Full-time
OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads.
The team is responsible for building the next generation of AI-na...Show moreLast updated: 9 days ago
Promoted
Staff Engineer, Design Verification
Samsung SemiconductorSan Jose, CA, United States
Full-time
Staff Engineer, Design Verification.To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month ...Show moreLast updated: 2 days ago